Limit at TMIN, TMA" />
參數(shù)資料
型號: AD7228ACRZ
廠商: Analog Devices Inc
文件頁數(shù): 3/8頁
文件大小: 0K
描述: IC DAC 8BIT LC2MOS OCTAL 24SOIC
產(chǎn)品培訓模塊: Data Converter Fundamentals
DAC Architectures
標準包裝: 1
設置時間: 5µs
位數(shù): 8
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 8
電壓電源: 雙 ±
功率耗散(最大): 310mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應商設備封裝: 24-SOIC W
包裝: 管件
輸出數(shù)目和類型: 8 電壓,單極;8 電壓,雙極
采樣率(每秒): 200k
產(chǎn)品目錄頁面: 784 (CN2011-ZH PDF)
SWITCHING CHARACTERISTICS
1, 2
Limit at 25
°C
Limit at TMIN, TMAX
Parameters
All Grades
(B, C Versions)
(T, U Versions)
Units
Conditions/Comments
t1
0
ns min
Address to WR Setup Time
t2
0
ns min
Address to WR Hold Time
t3
70
90
100
ns min
Data Valid to WR Setup Time
t4
10
ns min
Data Valid to WR Hold Time
t5
95
120
150
ns min
Write Pulse Width
NOTES
1Sample tested at 25
°C to ensure compliance. All input rise and fall times measured from 10% to 90% of +5 V, t
R = tF = 5 ns.
2Timing measurement reference level is
V
INH + V INL
2
INTERFACE LOGIC INFORMATION
Address lines A0, A1 and A2 select which DAC accepts data
from the input port. Table I shows the selection table for the
eight DACs with Figure 1 showing the input control logic.
When the WR signal is low, the input latch of the selected DAC
is transparent, and its output responds to activity on the data
bus. The data is latched into the addressed DAC latch on the
rising edge of WR. While WR is high, the analog outputs remain
at the value corresponding to the data held in their respective
latches.
Table I. AD7228A Truth Table
AD7228A Control Inputs
AD7228A
WR
A2
A1
A0
Operation
H
X
No Operation
Device Not Selected
LLLL
DAC 1 Transparent
g
L
DAC 1 Latched
LLLH
DAC 2 Transparent
L
H
L
DAC 3 Transparent
L
H
DAC 4 Transparent
L
H
L
DAC 5 Transparent
L
H
L
H
DAC 6 Transparent
L
H
L
DAC 7 Transparent
L
H
DAC 8 Transparent
H = High State
L = Low State
X = Don’t Care
+5 V SUPPLY OPERATION
BC
T
U
Parameter
Version
Units
Conditions/Comments
STATIC PERFORMANCE
Resolution
8888
Bits
Relative Accuracy
± 2
LSB max
Differential Nonlinearity
± 1
LSB max
Guaranteed Monotonic
Full-Scale Error
± 4
± 2
± 4
± 2
LSB max
Zero Code Error
@ 25
°C
± 30
± 20
± 30
± 20
mV max
TMIN to TMAX
± 40
± 30
± 40
± 30
mV max
REFERENCE INPUT
Reference Input Range
1.2
V min
1.3
V max
Reference Input Resistance
2222k
min
Reference Input Capacitance
500
pF max
POWER REQUIREMENTS
Positive Supply Range
4.75/5.25
V min/V max
For Specified Performance
Positive Supply Current
@ 25
°C
16161616
A max
TMIN to TMAX
20
22
A max
Negative Supply Current
@ 25
°C
14141414
A max
TMIN to TMAX
18
20
A max
NOTES
All of the specifications as per Dual Supply Specifications except for negative full-scale settling-time when VSS = 0 V.
Specifications subject to change without notice.
(VDD = +5 V
5%, VSS; = 0 to –5 V
10%, GND = 0 V, VREF = +1.25 V, RL = 2 k , CL = 100 pF
unless otherwise noted.) AII specifications TMIN to TMAX unless otherwise noted.
(See Figures 1, 2; VDD = +5 V
5% or +10.8 V to +16.5 V; VSS = 0 V or –5 V
10%)
Figure 1. Input Control Logic
Figure 2. Write Cycle Timing Diagram
AD7228A
REV. A
–3–
相關PDF資料
PDF描述
AD9751ASTZ IC DAC 10BIT 300MSPS 48-LQFP
VE-27X-MY-F4 CONVERTER MOD DC/DC 5.2V 50W
VE-J0Z-MZ-F3 CONVERTER MOD DC/DC 2V 10W
VE-27W-MY-F3 CONVERTER MOD DC/DC 5.5V 50W
VE-27T-MY-F3 CONVERTER MOD DC/DC 6.5V 50W
相關代理商/技術參數(shù)
參數(shù)描述
AD7228ACRZ-REEL 功能描述:IC DAC 8BIT OCTAL W/AMP 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD7228ATQ 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Octal 8-Bit DAC Mount Packages
AD7228ATQ/883B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter
AD7228ATQ3 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Octal 8-Bit DAC
AD7228AUQ 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Octal 8-Bit DAC