參數(shù)資料
型號: AD7226TQ
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: LC2MOS Quad 8-Bit D/A Converter
中文描述: QUAD, PARALLEL, 8 BITS INPUT LOADING, 3 us SETTLING TIME, 8-BIT DAC, CDIP20
封裝: CERDIP-20
文件頁數(shù): 8/12頁
文件大?。?/td> 247K
代理商: AD7226TQ
AD7226
REV. A
–8–
Unipolar Output Operation
T his is the basic mode of operation for each channel of the
AD7226, with the output voltage having the same positive
polarity as +V
REF
. T he AD7226 can be operated single supply
(V
SS
= AGND) or with positive/negative supplies (see op-amp
section which outlines the advantages of having negative V
SS
).
T he code table for unipolar output operation is shown in T able
II. Note that the voltage at V
REF
must never be negative with re-
spect to DGND in order to prevent parasitic transistor turn-on.
Connections for the unipolar output operation are shown in Fig-
ure 12.
Figure 12. AD7226 Unipolar Output Circuit
T able II. Unipolar Code T able
DAC Latch Contents
MSB
LSB
Analog Output
1 1 1 1
1 1 1 1
+
V
REF
255
256
1 0 0 0
0 0 0 1
+
V
REF
129
256
V
REF
1 0 0 0
0 0 0 0
+
V
REF
128
256
2
0 1 1 1
1 1 1 1
+
V
REF
127
256
0 0 0 0
0 0 0 1
+
V
REF
1
256
0 0 0 0
0 0 0 0
0 V
Note
: 1
LSB
=
V
REF
(
)
2
8
(
)
=
V
REF
1
256
Bipolar Output Operation
Each of the DACs of the AD7226 can be individually config-
ured to provide bipolar output operation. T his is possible using
one external amplifier and two resistors per channel. Figure 13
shows a circuit used to implement offset binary coding (bipolar
operation) with DAC A of the AD7226. In this case
V
OUT
=
1
+
R
2
R
1
D
A
V
REF
(
)
±
R
2
R
1
V
REF
(
)
With
R
1 =
R
2
V
OUT
= (2
D
A
– 1)
V
REF
where
D
A
is a fractional representation of the digital word in
latch A.
Mismatch between R1 and R2 causes gain and offset errors and
therefore these resistors must match and track over temperature.
Once again the AD7226 can be operated in single supply or
from positive/negative supplies. T able III shows the digital code
versus output voltage relationship for the circuit of Figure 13
with R1 = R2.
Figure 13. AD7226 Bipolar Output Circuit
T able III. Bipolar (Offset Binary) Code T able
DAC Latch Contents
MSB
LSB
Analog Output
1 1 1 1
1 1 1 1
+
V
REF
127
128
1 0 0 0
0 0 0 1
+
V
REF
1
128
1 0 0 0
0 0 0 0
0 V
0 1 1 1
1 1 1 1
±
V
REF
1
128
0 0 0 0
0 0 0 1
±
V
REF
127
128
0 0 0 0
0 0 0 0
±
V
REF
128
128
±
V
REF
AGND BIAS
T he AD7226 AGND pin can be biased above system GND
(AD7226 DGND) to provide an offset “zero” analog output
voltage level. Figure 14 shows a circuit configuration to achieve
this for channel A of the AD7226. T he output voltage, V
OUT A
,
can be expressed as:
V
OUTA
=
V
BIAS
+
D
A
(
V
IN
)
where
D
A
is a fractional representation of the digital input
word (0
D
255/256).
相關(guān)PDF資料
PDF描述
AD7228AUQ3 LC2MOS Octal 8-Bit DAC
AD7228 LC2MOS Octal 8-Bit DAC
AD7228ABN LC2MOS Octal 8-Bit DAC
AD7228ABP LC2MOS Octal 8-Bit DAC
AD7228ABQ LC2MOS Octal 8-Bit DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7226TQ/883B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter
AD7228 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Octal 8-Bit DAC
AD7228A 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Octal 8-Bit DAC
AD7228ABN 功能描述:IC DAC 8BIT OCTAL W/AMP 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD7228ABNZ 功能描述:IC DAC 8BIT OCTAL W/AMP 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND