- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8984 > AD7224KNZ (Analog Devices Inc)IC DAC 8BIT LC2MOS 18-DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7224KNZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 6/8頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 8BIT LC2MOS 18-DIP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 20 |
| 設(shè)置時(shí)間： | 7µs |
| 位數(shù)： | 8 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 雙 ± |
| 功率耗散（最大）： | 75mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 18-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 18-PDIP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 1 電壓，單極；1 電壓，雙極 |
| 采樣率（每秒）： | 143k |
| 產(chǎn)品目錄頁(yè)面： | 784 (CN2011-ZH PDF) |
AD7224
REV. B
–6–
Table I. AD7224 Truth Table
RESET
LDAC
WR
CS
Function
H
L
Both Registers are Transparent
H
X
H
X
Both Registers are Latched
H
X
H
Both Registers are Latched
H
L
Input Register Transparent
HH
g
L
Input Register Latched
H
L
H
DAC Register Transparent
HL
g
H
DAC Register Latched
L
X
Both Registers Loaded
With All Zeros
g
H
Both Register Latched With All Zeros
and Output Remains at Zero
g
L
Both Registers are Transparent and
Output Follows Input Data
H = High State, L = Low State, X = Don’t Care.
All control inputs are level triggered.
The contents of both registers are reset by a low level on the
RESET
line. With both registers transparent, the RESET line
functions like a zero override with the output brought to 0 V for
the duration of the RESET pulse. If both registers are latched, a
“LOW” pulse on RESET will latch all 0s into the registers and
the output remains at 0 V after the RESET line has returned
“HIGH”. The RESET line can be used to ensure power-up to
0 V on the AD7224 output and is also useful, when used as a
zero override, in system calibration cycles. Figure 3 shows the
input control logic for the AD7224.
INPUT DATA
LDAC
WR
CS
RESET
DAC
REGISTER
INPUT
REGISTER
Figure 3. Input Control Logic
t2
t1
t2
t1
t4
t3
t4
DATA
VALID
t5
t6
DATA
IN
CS
WR
LDAC
NOTES:
1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF V
DD .
tr = tf = 20ns OVER VDD RANGE
2. TIMING MEASUREMENT REFERENCE LEVEL IS
V
INH + VINL
2
Figure 4. Write Cycle Timing Diagram
SPECIFICATION RANGES
For the DAC to maintain specified accuracy, the reference volt-
age must be at least 4 V below the VDD power supply voltage.
This voltage differential is required for correct generation of bias
voltages for the DAC switches.
With dual supply operation, the AD7224 has an extended VDD
range from +12 V
± 5% to +15 V ± 10% (i.e., from +11.4 V to
+16.5 V). Operation is also specified for a single VDD power
supply of +15 V
± 5%.
Performance is specified over a wide range of reference voltages
from 2 V to (VDD – 4 V) with dual supplies. This allows a range
of standard reference generators to be used such as the AD580,
a +2.5 V bandgap reference and the AD584, a precision +10 V
reference. Note that in order to achieve an output voltage range
of 0 V to +10 V, a nominal +15 V
± 5% power supply voltage is
required by the AD7224.
GROUND MANAGEMENT
AC or transient voltages between AGND and DGND can cause
noise at the analog output. This is especially true in micropro-
cessor systems where digital noise is prevalent. The simplest
method of ensuring that voltages at AGND and DGND are
equal is to tie AGND and DGND together at the AD7224. In
more complex systems where the AGND and DGND intertie is
on the backplane, it is recommended that two diodes be con-
nected in inverse parallel between the AD7224 AGND and
DGND pins (IN914 or equivalent).
Applying the AD7224
UNIPOLAR OUTPUT OPERATION
This is the basic mode of operation for the AD7224, with the
output voltage having the same positive polarity as VREF. The
AD7224 can be operated single supply (VSS = AGND) or with
positive/negative supplies (see op-amp section which outlines
the advantages of having negative VSS). Connections for the uni-
polar output operation are shown in Figure 5. The voltage at
VREF must never be negative with respect to DGND. Failure to
observe this precaution may cause parasitic transistor action and
possible device destruction. The code table for unipolar output
operation is shown in Table II.
DAC
DB7
DB0
3
V
DD
V
REF
CS
WR
LDAC
RESET
V
SS
AGND
DGND
AD7224
V
OUT
DATA
(8-BIT)
Figure 5. Unipolar Output Circuit
Table III. Unipolar Code Table
DAC Register Contents
MSB
LSB
Analog Output
1 1 1 1
+V
REF
255
256
1 0 0 0
0 0 0 1
+V
REF
129
256
1 0 0 0
0 0 0 0
+V
REF
128
256
=+
V REF
2
0 1 1 1
1 1 1 1
+V
REF
127
256
0 0 0 0
0 0 0 1
+V
REF
1
256
0 0 0 0
0 V
Note: 1 LSB
= V
REF
() 28
()=V
REF
1
256
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B01-MY-F3 | CONVERTER MOD DC/DC 12V 50W |
| VE-262-MW-F2 | CONVERTER MOD DC/DC 15V 100W |
| AD5061YRJZ-1500RL7 | IC DAC 16BIT SPI/SRL SOT23-8 |
| VE-261-MW-F1 | CONVERTER MOD DC/DC 12V 100W |
| VE-J00-MZ-F3 | CONVERTER MOD DC/DC 5V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7224KNZ | 制造商:Analog Devices 功能描述:D/A Converter (D-A) IC |
| AD7224KP | 功能描述:IC DAC 8BIT W/AMP 20-PLCC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD7224KPZ | 功能描述:IC DAC 8BIT W/OUTPUT AMPS 20PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD7224KR-1 | 功能描述:IC DAC 8BIT W/AMP 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD7224KR-18 | 功能描述:IC DAC 8BIT W/AMP 18-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。