參數(shù)資料
型號(hào): AD7183
廠商: Analog Devices, Inc.
英文描述: Advanced Video Decoder with 10-Bit ADC and Component Input Support
中文描述: 先進(jìn)的視頻解碼器,10位ADC和組件輸入支持
文件頁(yè)數(shù): 33/41頁(yè)
文件大?。?/td> 484K
代理商: AD7183
REV. 0
ADV7183
–33–
Table XLIV. Miscellaneous Gain Control Register (Subaddress 33)
Bit Description
PW_UPD
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
1
0
1
Update Gain Once per Line
Update Gain Once per Field
Lines 33 to 310
Lines 33 to 270
PAL-133 NTSC-122
PAL-125 NTSC-115
PAL-120 NTSC-110
PAL-115 NTSC-105
PAL-110 NTSC-100
PAL-105 NTSC-100
PAL-100 NTSC-100
PAL-100 NTSC-100
Set to One
Color Kill Disabled
Color Kill Enabled
Set to One
AV_AL
2
0
1
MIRE[2:0]
3
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
RESERVED
CKE
1
0
1
RESERVED
NOTES
1
Peak White Update. Determines the gain based on measurements taken from the active video; this bit determines the rate of gain change. LAGC[1:0] must be set to
the appropriate mode to enable peak white or average video in the first case.
2
Average Brightness Active Lines. Allows the selection between two ranges of active video to determine the average brightness.
3
Max IRE. Sets the max I/p IRE level depending on the video standard.
4
Color Kill Enable. Allows the optional color kill function to be switched on or off.
1
4
Table XLV. HSync Position Control 1 Register (Subaddress 34)
Bit Description Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
RESERVED
HSE[9:8]
1
0
0
1
1
1
1
Set to One
HSync ends after HSE[9:0] pixel after falling edge
of HSync.
HSync starts after HSB[9:0] pixel after the falling
edge of HSync.
HSB[9:8]
2
0
0
NOTES
1
HSync End. Allows the positioning of the HSync output within the video line.
2
HSync Begin. Allows the positioning of HSync output within the video line.
Table XLVI. HSync Position Control 2 Register (Subaddress 35)
Bit Description
HSB[7:0]
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
0
0
0
0
0
0
0
1
1
1
Using HSB[9:0] and HSE[9:0] the user can program the position and length of HSync output signal.
Table XLVII. HSync Position Control 3 Register (Subaddress 36)
Bit Description
HSE[7:0]
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register Setting
0
0
0
0
0
0
0
1
1
1
Using HSB[9:0] and HSE[9:0] the user can program the position and length of HSync output signal.
相關(guān)PDF資料
PDF描述
ADV7185 Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7185KST Professional NTSC/PAL Video Decoder with 10-Bit CCIR656 Output
ADV7190KST Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs
ADV7191 Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs
ADV7191KST Video Encoder with Six 10-Bit DACs and Video Encoder with Six DAC Outputs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7190 制造商:AD 制造商全稱:Analog Devices 功能描述:4.8 kHz Ultra-Low Noise 24-Bit Sigma-Delta ADC with PGA
AD7190_08 制造商:AD 制造商全稱:Analog Devices 功能描述:4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA
AD7190BRUZ 功能描述:IC ADC 2CH 24BIT W/PGA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端,單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7190BRUZ 制造商:Analog Devices 功能描述:IC, ADC, 24BIT, 4.8KSPS, TSSOP-24
AD7190BRUZ-REEL 功能描述:IC ADC 2CH 24BIT W/PGA 24TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端,單極