參數(shù)資料
型號: AD7111KN
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: LC2MOS LOGDAC Logarithmic D/A Converter
中文描述: PARALLEL, 8 BITS INPUT LOADING, 8-BIT DAC, PDIP16
封裝: PLASTIC, DIP-16
文件頁數(shù): 5/8頁
文件大?。?/td> 175K
代理商: AD7111KN
AD7111/AD7111A
REV. 0
–5–
PIN CONFIGURAT IONS
Write Cycle Timing Diagram
CIRCUIT DE SCRIPT ION
GE NE RAL CIRCUIT DE SCRIPT ION
T he AD7111/AD7111A consists of a 17-bit R-2R CMOS mul-
tiplying D/A converter with extensive digital logic. T he logic
translates the 8-bit binary input into a 17-bit word which is
used to drive the D/A converter. Input data on the D7-D0 bus
is loaded into the input data latches using
CS
and
WR
control
signals. When using the AD7111, the rising edge of
WR
latches
the input data and initiates the internal data transfer to the de-
coder. A minimum time t
RFSH
, the refresh time, is required for
the data to propagate through the decoder before a new data
write is attempted.
In contrast, the AD7111A
WR
input is level triggered to allow
transparent operation of the latches if required.
T he transfer function for the circuit of Figure 1 is given by:
V
O
=
–V
IN
10
exp
0.375
N
20
or
V
O
V
IN
dB
= –0.375
N
where 0.375 is the step size (resolution) in dB and N is the in-
put code in decimal for values 0 to 239. For 240
N
255 the
output is zero. T able I gives the output attenuation relative to
0 dB for all possible input codes.
Figure 1. Typical Circuit Configuration
T he graphs on the last page give a pictorial representation of the
specified accuracy and monotonic ranges for all grades of the
AD7111/AD7111A. High attenuation levels are specified with
less accuracy than low attenuation levels. T he range of mono-
tonic behavior depends upon the attenuation step size used.
DIP/SOIC
LC C C
T able I. Ideal Attenuation in dB vs. Input Code
D7-D4
0000
0001
0010
0011
0000
0.0
6.0
12.0
18.0
0001
0.375
6.375
12.375 12.75
18.375 18.75
0010
0.75
6.75
0011
1.125
7.125
13.125 13.5
19.125 19.5
0100
1.5
7.5
0101
1.875
7.875
13.875 14.25
19.875 20.25
0110
2.25
8.25
0111
2.625
8.625
14.625 15.0
20.625 21.0
1000
3.0
9.0
1001
3.375
9.375
15.375 15.75
21.375 21.75
1010
3.75
9.75
1011
4.125
10.125 10.5
16.125 16.5
22.125 22.5
1100
4.5
1101
4.875
10.875 11.25
16.875 17.25
22.875 23.25
1110
5.25
1111
5.625
11.625
17.625
23.625
0100
0101
0110
0111
24.0
30.0
36.0
42.0
24.375 24.75
30.375 30.75
36.375 36.75
42.375 42.75
25.125 25.5
31.125 31.5
37.125 37.5
43.125 43.5
25.875 26.25
31.875 32.25
37.875 38.25
43.875 44.25
26.625 27.0
32.625 33.0
38.625 39.0
44.625 45.0
27.375 27.75
33.375 33.75
39.375 39.75
45.375 45.75
28.125 28.5
34.125 34.5
40.125 40.5
46.125 46.5
28.875 29.25
34.875 35.25
40.875 41.25
46.875 47.25
29.625
35.625
41.625
47.625
1000
1001
1010
1011
48.0
54.0
60.0
66.0
48.375 48.75
54.375 54.75
60.375 60.75
66.375 66.75
49.125 49.5
55.125 55.5
61.125 61.5
67.125 67.5
49.875 50.25
55.875 56.25
61.875 62.25
67.875 68.25
50.625 51.0
56.625 57.0
62.625 63.0
68.625 69.0
51.375 51.75
57.375 57.75
63.375 63.75
69.375 69.75
52.125 52.5
58.125 58.5
64.125 64.5
70.125 70.5
52.875 53.25
58.875 59.25
64.875 65.25
70.875 71.25
53.625
59.625
65.625
71.625
1100
1101
1110
1111
72.0
78.0
84.0
MUT E MUT E MUT E MUT E MUT E MUT E MUT E MUT E MUT E MUT E MUT E MUT E MUT E MUT E MUT E MUT E
72.375 72.75
78.375 78.75
84.375 84.75
73.125 73.5
79.125 79.5
85.125 85.5
73.875 74.25
79.875 80.25
85.875 86.25
74.625 75.0
80.625 81.0
86.625 87.0
75.375 75.75
81.375 81.75
87.375 87.75
76.125 76.5
82.125 82.5
88.125 88.5
76.875 77.25
82.875 83.25
88.875 89.25
77.625
83.625
89.625
D3-D0
相關(guān)PDF資料
PDF描述
AD7112 ECONOLINE: REC2.2-S_DR/H1 - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- UL94V-0 Package Material- Continuous Short Circiut Protection- Internal SMD design- 100% Burned In- Efficiency to 75%
AD7112BN ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84%
AD7112BR LC2MOS LOGDAC Dual Logarithmic D/A Converter
AD7112CN LC2MOS LOGDAC Dual Logarithmic D/A Converter
AD7112CR ECONOLINE: REC2.2-S_DR/H1 - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- UL94V-0 Package Material- Continuous Short Circiut Protection- Internal SMD design- 100% Burned In- Efficiency to 75%
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7111KNZ 功能描述:IC DAC MONO MULTIPLYING 16DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:LOGDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD7111LN 功能描述:IC DAC LOGARITHMIC 16-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:LOGDAC® 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率(每秒):*
AD7111LNZ 功能描述:IC DAC MONO MULTIPLYING 16DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:LOGDAC® 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD7111TE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Digital-to-Analog Converter
AD7111TE/883B 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: