- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373892 > AD698AP (ANALOG DEVICES INC) ECONOLINE: REC2.2-S_DR/H1 - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- UL94V-0 Package Material- Continuous Short Circiut Protection- Internal SMD design- 100% Burned In- Efficiency to 75% PDF資料下載
參數(shù)資料
| 型號(hào)： | AD698AP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 位置變換器 |
| 英文描述： | ECONOLINE: REC2.2-S_DR/H1 - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- UL94V-0 Package Material- Continuous Short Circiut Protection- Internal SMD design- 100% Burned In- Efficiency to 75% |
| 中文描述： | SIGNAL CONDITIONER, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 6/12頁 |
| 文件大?。?/td> | 228K |
| 代理商： | AD698AP |
REV. B
–6–
AD698
CONNE CT ING T HE AD698
T he AD698 can easily be connected for dual or single supply
operation as shown in Figures 7, 8 and 13. T he following gen-
eral design procedures demonstrate how external component
values are selected and can be used for any LVDT that meets
AD698 input/output criteria. T he connections for the A and B
channels and the A channel comparators will depend on which
transducer is used. In general follow the guidelines below.
Parameters set with external passive components include: exci-
tation frequency and amplitude, AD698 input signal frequency,
and the scale factor (V/inch). Additionally, there are optional
features; offset null adjustment, filtering, and signal integration,
which can be implemented by adding external components.
R1
C1
15nF
C2
C3
R4
R3
13
16
15
14
24
23
22
21
20
19
18
17
12
11
10
9
8
1
2
3
4
7
6
5
AD698
–V
S
EXC1
EXC2
LEV1
LEV2
FREQ1
BFILT1
BFILT2
–BIN
+BIN
–AIN
FREQ2
SIG REF
OFFSET2
OFFSET1
+V
S
OUT FILT
FEEDBACK
SIG OUT
–ACOMP
AFILT2
AFILT1
+ACOMP
+AIN
C4
R2
33k
1000pF
SIGNAL
REFERENCE
R
L
V
OUT
100nF
6.8μF
–15V
+15V
100nF
6.8μF
Figure 7. Interconnection Diagram for Half-Bridge LVDT
and Dual Supply Operation
DE SIGN PROCE DURE
DUAL SUPPLY OPE RAT ION
Figure 7 shows the connection method for half-bridge LVDT s.
Figure 8 demonstrates the connections for 3- and 4-wire
LVDT s connected in the series opposed configuration. Both ex-
amples use dual
±
15 volt power supplies.
A. Determine the Oscillator Frequency
Frequency is often determined by the required BW of the sys-
tem. However, in some systems the frequency is set to match
the LVDT zero phase frequency as recommended by the
manufacturer; in this case skip to Step 4.
1. Determine the mechanical bandwidth required for LVDT
position measurement subsystem, f
SUBSYST EM
. For this ex-
ample, assume f
SUBSYST EM
= 250 Hz.
2. Select minimum LVDT excitation frequency approximately
10
×
f
SUBSYST EM
. T herefore, let excitation frequency = 2.5 kHz.
3. Select a suitable LVDT that will operate with an excitation
frequency of 2.5 kHz. T he Schaevitz E100, for instance, will
operate over a range of 50 Hz to 10 kHz and is an eligible
candidate for this example.
4. Select excitation frequency determining component C1.
C
1
=
35
μ
F Hz
/
f
EX CITATION
R1
C1
C2
C3
R4
R3
13
16
15
14
24
23
22
21
20
19
18
17
12
11
10
9
8
1
2
3
4
7
6
5
AD698
–V
S
EXC1
EXC2
LEV1
LEV2
FREQ1
BFILT1
BFILT2
–BIN
+BIN
–AIN
FREQ2
SIG REF
OFFSET2
OFFSET1
+V
S
OUT FILT
FEEDBACK
SIG OUT
–ACOMP
AFILT2
AFILT1
+ACOMP
+AIN
C4
R2
1000pF
SIGNAL
REFERENCE
R
L
V
OUT
100nF
6.8μF
–15V
+15V
100nF
6.8μF
1M
A
B
C
D
PHASE
LAG/LEAD
NETWORK
R
T
A
B
C
D
PHASE LEAD
R
S
C
C
R
S
R
S
R
T
A
B
C
D
PHASE LAG
C
PHASE LAG = Arc Tan (Hz RC);
PHASE LEAD = Arc Tan 1/(Hz RC)
WHERE R = R
S
// (R
S
+ R
T
)
Figure 8. AD698 Interconnection Diagram for Series
Opposed LVDT and Dual Supply Operation
B. Determine the Oscillator Amplitude
Amplitude is set such that the primary signal is in the 1.0 V to
3.5 V rms range and the secondary signal is in the 0.25 V to
3.5 V rms range when the LVDT is at its mechanical full-scale
position. T his optimizes linearity and minimizes noise suscepti-
bility. Since the part is ratiometric, the exact value of the excita-
tion is relatively unimportant.
5. Determine optimum LVDT excitation voltage, V
EX C
. For a
4-wire LVDT determine the voltage transformation ratio,
VT R, of the LVDT at its mechanical full scale. VT R =
LVDT sensitivity
×
Maximum Stroke Length from null.
LVDT sensitivity is listed in the LVDT manufacturer’s cata-
log and has units of volts output per volts input per inch dis-
placement. T he E100 has a sensitivity of 2.4 mV/V/mil. In
the event that LVDT sensitivity is not given by the manufac-
turer, it can be computed. See section on determining LVDT
sensitivity.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD698SQ | ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84% |
| AD7001 | M83723 14C 14#16 SKT RECP |
| AD7001AS | M83723 31C 31#20 SKT RECP |
| AD7002 | M83723 4C 4#12 PIN RECP |
| AD7002AS | LC2MOS GSM Baseband I/O Port |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD698APZ | 功能描述:IC LVDT SIGNAL COND 28-PLCC RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD698APZ | 制造商:Analog Devices 功能描述:IC LVDT SIGNAL COND 28PLCC 制造商:Analog Devices 功能描述:IC, LVDT SIGNAL COND, 28PLCC |
| AD698APZ | 制造商:Analog Devices 功能描述:IC, LVDT SIGNAL COND, 20KHZ, 0.05% LCC28 |
| AD698SQ | 功能描述:IC LVDT SGNL COND UNVRSL 24CDIP RoHS:否 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件 |
| AD-6B | 制造商:Altas 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。