- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373892 > AD670JP (ANALOG DEVICES INC) Low Cost Signal Conditioning 8-Bit ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD670JP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | Low Cost Signal Conditioning 8-Bit ADC |
| 中文描述： | 2-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQCC20 |
| 封裝： | PLASTIC, LCC-20 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大?。?/td> | 364K |
| 代理商： | AD670JP |
AD670
REV. A
–8–
Figure 8. Write/Convert Start Timing
The R/
W
line is used to direct the converter to start a conver-
sion (R/
W
low) or read data (R/
W
high). The relative sequenc-
ing of the three control signals (R/
W
,
CE
,
CS
) is unimportant.
However, when all three signals remain low for at least 300 ns
(t
W
), STATUS will go high to signal that a conversion is taking
place.
Once a conversion is started and the STATUS line goes high,
convert start commands will be ignored until the conversion
cycle is complete. The output data buffer cannot be enabled
during a conversion.
Read Cycle
Figure 9 shows the timing for the data read operation. The data
outputs are in a high impedance state until a read cycle is initi-
ated. To begin the read cycle, R/
W
is brought high. During a
read cycle, the minimum pulse length for
CE
and
CS
is a func-
tion of the length of time required for the output data to be
valid. The data becomes valid and is available to the data bus in
a maximum of 250 ns. This delay between the high impedance
state and valid data is the maximum bus access time or t
TD
.
Bringing
CE
or
CS
high during valid data ends the read cycle.
The outputs remain valid for a minimum of 25 ns (t
DH
) and re-
turn to the high impedance state after a delay, t
DT
, of 150 ns
maximum.
Figure 9. Read Cycle Timing
STAND-ALONE OPERATION
The AD670 can be used in a “stand-alone” mode, which is use-
ful in systems with dedicated input ports available. Two typical
conditions are described and illustrated by the timing diagrams
which follow.
Single Conversion, Single Read
When the AD670 is used in a stand-alone mode,
CS
and
CE
should be tied together. Conversion will be initiated by bringing
R/
W
low. Within 700 ns, a conversion will begin. The R/
W
pulse should be brought high again once the conversion has
started so that the data will be valid upon completion of the
conversion. Data will remain valid until
CE
and
CS
are brought
high to indicate the end of the read cycle or R/
W
goes low. The
timing diagram is shown in Figure 10.
Figure 10. Stand-Alone Mode Single Conversion/
Single Read
Continuous Conversion, Single Read
A variety of applications may call for the A/D to be read after
several conversions. In process control systems, this is often the
case since a reading from a sensor may only need to be updated
every few conversions. Figure 11 shows the timing relationships.
Once again,
CE
and
CS
should be tied together. Conversion
will begin when the R/
W
signal is brought low. The device will
convert repeatedly as indicated by the status line. A final con-
version will take place once the R/
W
line has been brought high.
The rising edge of R/
W
must occur while STATUS is high. R/
W
should not return high while STATUS is low since the circuit is
in a reset state prior to the next conversion. Since the rising
edge of R/
W
must occur while STATUS is high, R/
W
’s length
must be a minimum of 10.25
μ
s (t
C
+ t
TD
). Data becomes valid
upon completion of the conversion and will remain so until the
CE
and
CS
lines are brought high indicating the end of the read
cycle or R/
W
goes low initiating a new series of conversions.
Figure 11. Stand-Alone Mode Continuous Conversion/
Single Read
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD670KN | Low Cost Signal Conditioning 8-Bit ADC |
| AD670KP | Low Cost Signal Conditioning 8-Bit ADC |
| AD698 | Universal LVDT Signal Conditioner |
| AD698AP | ECONOLINE: REC2.2-S_DR/H1 - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- UL94V-0 Package Material- Continuous Short Circiut Protection- Internal SMD design- 100% Burned In- Efficiency to 75% |
| AD698SQ | ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84% |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD670JP-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 8-bit Parallel 20-Pin PLCC T/R |
| AD670JP-REEL7 | 制造商:Analog Devices 功能描述: |
| AD670JPZ | 功能描述:IC ADC 8BIT SIGNAL COND 20-PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD670JPZ-REEL7 | 功能描述:IC ADC 8BIT SIGNAL COND 20-PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD670KN | 制造商:Analog Devices 功能描述:ADC Single SAR 8-bit Parallel 20-Pin PDIP N 制造商:Rochester Electronics LLC 功能描述:IC - 8-BIT A/D CONVERTER - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。