參數(shù)資料
型號(hào)： AD6655BCPZ-1501
廠(chǎng)商： Analog Devices, Inc.
英文描述： IF Diversity Receiver
中文描述： IF分集接收機(jī)
文件頁(yè)數(shù)： 15/84頁(yè)
文件大?。?/td> 2012K
代理商： AD6655BCPZ-1501
AD6655
TIMING SPECIFICATIONS
Rev. 0 | Page 15 of 84
Table 9.
Parameter
SYNC TIMING REQUIREMENTS
t
SSYNC
t
HSYNC
SPI TIMING REQUIREMENTS
t
DS
t
DH
t
CLK
t
S
t
H
t
HIGH
t
LOW
t
EN_SDIO
Conditions
SYNC to the rising edge of CLK setup time
SYNC to the rising edge of CLK hold time
Setup time between the data and the rising edge of SCLK
Hold time between the data and the rising edge of SCLK
Period of the SCLK
Setup time between CSB and SCLK
Hold time between CSB and SCLK
Minimum period that SCLK should be in a logic high state
Minimum period that SCLK should be in a logic low state
Time required for the SDIO pin to switch from an input to an output
relative to the SCLK falling edge
Time required for the SDIO pin to switch from an output to an input
relative to the SCLK rising edge
Delay from rising edge of CLK+ to rising edge of SMI SCLK
Delay from rising edge of SMI SCLK to SMI SDO
Delay from rising edge of SMI SCLK to SMI SDFS
Min
2
2
40
2
2
10
10
10
Typ
0.24
0.4
Max
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t
DIS_SDIO
10
ns
SPORT TIMING REQUIREMENTS
t
CSSCLK
t
SSLKSDO
t
SSCLKSDFS
3.2
0.4
0.4
4.5
0
0
6.2
+0.4
+0.4
ns
ns
ns
Timing Diagrams
0
t
H
t
S
CLK+
DECIMATED
CMOS DATA
DECIMATED
FD DATA
CHANNEL A/B
FD BITS
CHANNEL A/B
FD BITS
CHANNEL A/B
FD BITS
CHANNEL A/B
DATA BITS
CHANNEL A/B
DATA BITS
CHANNEL A/B
DATA BITS
CHANNEL A/B
FD BITS
CHANNEL A/B
FD BITS
CHANNEL A/B
FD BITS
DECIMATED
DCOA/DCOB
t
PD
t
DCO
Figure 2. Decimated Noninterleaved CMOS Mode Data and Fast Detect Output Timing (Fast Detect Mode Select Bits = 000)
t
S
t
PD
t
DCO
t
H
CLK+
DECIMATED
CMOS DATA
CHANNEL A/B
DATA BITS
CHANNEL A/B
DATA BITS
DECIMATED
FD DATA
CHANNEL A/B
FD BITS
CHANNEL A/B
FD BITS
DECIMATED
DCOA/DCOB
CHANNEL A/B
DATA BITS
CHANNEL A/B
FD BITS
0
Figure 3. Decimated Noninterleaved CMOS Mode Data and Fast Detect Output Timing (Fast Detect Mode Select Bits = 001 Through Fast Detect Mode Select Bits = 100)
相關(guān)PDF資料
PDF描述
AD6655BCPZ-801 IF Diversity Receiver
AD667JN Microprocessor-Compatible 12-Bit D/A Converter
AD667JP Microprocessor-Compatible 12-Bit D/A Converter
AD667KN Microprocessor-Compatible 12-Bit D/A Converter
AD667KP Microprocessor-Compatible 12-Bit D/A Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6655BCPZ-80 制造商:Analog Devices 功能描述:IF Diversity Receiver 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC RECEIVER IF DIVERSITY LFCSP64
AD6655BCPZ-80 制造商:Analog Devices 功能描述:Communication IC
AD6655BCPZ-801 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:IF Diversity Receiver
AD6655BCPZRL7-125 制造商:Analog Devices 功能描述:
AD6655BCPZRL7-150 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*