參數(shù)資料
型號: AD6630PCB
廠商: Analog Devices, Inc.
英文描述: Differential, Low Noise IF Gain Block with Output Clamping
中文描述: 微分,中頻增益低噪聲塊與輸出鉗位
文件頁數(shù): 2/8頁
文件大小: 129K
代理商: AD6630PCB
–2–
REV. 0
AD6630–SPECIFICATIONS
NORMAL OPERATING CONDITIONS
Parameter (Conditions)
Min
Typ
Max
Units
SINGLE SUPPLY VOLTAGE
8.5
10.5
V
POSITIVE SUPPLY VOLTAGE
4.25
5.0
5.25
V
NEGATIVE SUPPLY VOLTAGE
–5.25
–5.0
–4.25
V
°
C
°
C/W
AMBIENT TEMPERATURE
–40
+85
PACKAGE THERMAL RESISTANCE
OPERATING FREQUENCY
1
80
70
250
MHz
DC SPECIFICATIONS
Test
Level
Parameter
Temp
Min
Typ
Max
Units
SUPPLY CURRENT
Full
II
30
48
mA
OUTPUT DC LEVEL
Full
II
V
M
–150
V
M
+150
mV
AC SPECIFICATIONS
Test
Level
Parameter
1
Temp
Min
Typ
Max
Units
GAIN (POWER) @ 70 MHz
Full
II
23
24
25
dB
GAIN (POWER) @ 250 MHz
Full
+25
°
C
II
22
23
24
dB
–3 dB BANDWIDTH
V
700
MHz
OUTPUT REFERRED IP3 @ 70 MHz
2
OUTPUT REFERRED IP3 @ 250 MHz
2
OUTPUT REFERRED IP2 @ 70 MHz
2
Full
V
22
dBm
Full
V
19
dBm
Full
V
45
dBm
OUTPUT REFERRED IP2 @ 250 MHz
2
Full
V
45
dBm
OUTPUT REFERRED 1 dB COMPRESSION POINT
@ 70 MHz LOW LEVEL CLAMP
3
Full
II
8.5
dBm
OUTPUT REFERRED 1 dB COMPRESSION POINT
@ 250 MHz LOW LEVEL CLAMP
3
Full
II
7.5
dBm
OUTPUT REFERRED 1 dB COMPRESSION POINT
@ 70 MHz HIGH LEVEL CLAMP
4
Full
II
11
dBm
OUTPUT REFERRED 1 dB COMPRESSION POINT
@ 250 MHz HIGH LEVEL CLAMP
4
Full
+25
°
C
+25
°
C
+25
°
C
+25
°
C
+25
°
C
+25
°
C
II
9
dBm
V/
μ
s
OUTPUT SLEW RATE
V
3700
INPUT IMPEDANCE (REAL)
V
200
INPUT CAPACITANCE
V
2
pF
OUTPUT IMPEDANCE (REAL)
V
400
OUTPUT CAPACITANCE
V
2
pF
NOISE FIGURE
LOW LEVEL CLAMP MAXIMUM OUTPUT @ 70 MHz
3, 5
HIGH LEVEL CLAMP MAXIMUM OUTPUT @ 70 MHz
4, 5
LOW LEVEL CLAMP MAXIMUM OUTPUT @ 250 MHz
3, 5
V
4
dB
Full
IV
11
12.5
dBm
Full
IV
13.8
14.3
dBm
Full
IV
9.25
10.6
dBm
(T
MIN
= –40
8
C, T
MAX
= +85
8
C. Output dc levels are nominally at V
M
, where V
M
= V
CC
+ V
EE
= [+5 V + (–5 V)] = 0.
Inputs should be AC coupled.)
(T
MIN
= –40
8
C, T
MAX
= +85
8
C. All AC production tests are performed at 5 MHz. 70 MHz and 250 MHz
performance limits are correlated to 5 MHz testing based on characterization data.)
相關(guān)PDF資料
PDF描述
AD6630R Differential, Low Noise IF Gain Block with Output Clamping
AD6633 Multichannel Digital Upconverter with VersaCREST Crest Reduction Engine
AD6634 80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP)
AD6634BBC 80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP)
AD6634PCB 80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6630R 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential, Low Noise IF Gain Block with Output Clamping
AD6630R/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential, Low Noise IF Gain Block with Output Clamping
AD6633 制造商:AD 制造商全稱:Analog Devices 功能描述:Multichannel Digital Upconverter with VersaCREST Crest Reduction Engine
AD6633BBC 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD6633BBCZ 功能描述:IC DIGITAL UPCONV 6CH 196-CSPBGA RoHS:是 類別:RF/IF 和 RFID >> RF 混頻器 系列:AD6633 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- RF 型:W-CDMA 頻率:2.11GHz ~ 2.17GHz 混頻器數(shù)目:1 增益:17dB 噪音數(shù)據(jù):2.2dB 次要屬性:- 電流 - 電源:11.7mA 電源電壓:2.7 V ~ 3.3 V 包裝:托盤 封裝/外殼:12-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:12-QFN-EP(3x3)