- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373890 > AD6622S (Analog Devices, Inc.) Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP PDF資料下載
參數(shù)資料
| 型號： | AD6622S |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| 中文描述： | 4通道，75 MSPS的數(shù)字傳輸信號處理器判刑 |
| 文件頁數(shù)： | 23/28頁 |
| 文件大?。?/td> | 242K |
| 代理商： | AD6622S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁
AD6622
–23–
REV. 0
INTERNAL CONTROL REGISTERS AND ON-CHIP RAM
Listed below is the mapping of internal AD6622 registers.
Table XIII. Internal Memory Map
Address
Bit Width
Name
Notation
Description
C
ommon Function Registers (Not Associated with a Particular Channel)
0x000
8
Summation MODE Control
0: Clip Wideband Output
1: Offset Binary Wideband Output
2: Reserved, Must Be Set High
3
–
7: Reserved, Should Be Set Low
0: Ch. A Sync Pin Enable
1: Ch. B Sync Pin Enable
2: Ch. C Sync Pin Enable
3: Ch. D Sync Pin Enable
4: Start on Pin Sync
5: Hop on Pin Sync
6: Beam Steer on Pin Sync
7: First Sync Only
0x001
8
Sync MODE Control
Channel Function Registers (0x1XX = Ch. A, 0x2XX = Ch. B, 0x3XX = Ch. C, 0x4XX = Ch. D
)
0x100
0x101
16
8
Start Update Hold-Off Counter
NCO Control
Start Update Hold Off Counter
1-0: Ch. A NCO Output Scale
2: Ch. A NCO Clear Phase Accum on Sync
3: Ch. A NCO Phase Dither Enable
4: Ch. A NCO Amp Dither Enable
7
–
5: Reserved
Ch. A NCO Frequency Value
Ch. A NCO Frequency Update Hold-Off Ctr
Ch. A NCO Phase Offset
Ch. A NCO Phase Offset Update Hold-Off Ctr
4
–
0: Ch. A CIC Scale
7
–
5: Reserved
7
–
0: Reserved
Ch. A CIC2 Interpolation Factor-1
Ch. A CIC5 Interpolation Factor-1
6
–
0: Ch. A RCF Coef
fi
cient Count, N
RCF
–
1
7: Reserved
6
–
0: Ch. A RCF Coef
fi
cient Offset
7: Reserved
3
–
0: Ch. A N
RCF
/L
RCF
–
1
5
–
4: Ch. A Input Format:
00 = FIR
6: Reserved
7: Reserved
4
–
0: Ch. A Serial Clock Divider
5: Ch. A Phase EQ Enable
7
–
6: Ch. A RCF Coarse Scale:
00 = 0 dB
01 =
–
6 dB
10 =
–
12 dB
11 =
–
18 dB
15
–
0: Reserved
15
–
0: Reserved
Reserved
Reserved
Reserved
Ch. A Data Memory
Reserved
Ch. A Coef
fi
cient Memory
0x102
0x103
0x104
0x105
0x106
32
16
16
16
8
NCO Frequency
NCO Freq Hold Off
NCO Phase Offset
NCO Phase Hold Off
CIC Scale
0x107
0x108
0x109
0x10A
8
8
8
8
Reserved
CIC2 Interpolation-1
CIC5 Interpolation-1
RCF Coef
fi
cient Count
N
RCF
-1
0x10B
8
RCF Coef
fi
cient Offset
O
RCF
0x10C
8
Channel MODE Control 1
N
RCF
/L
RCF
-1
0x10D
8
Channel MODE Control 2
0x10E
0x10F
0x110
0x111
0x112
–
0x11F
0x120
–
0x13F
0x140
–
0x17F
0x180
–
0x1FF
Additional Channels
16
16
16
16
Reserved
Reserved
Reserved
Data Memory
Reserved
Coef
fi
cient Memory
16
16
16
0x200
–
0x2FF
0x300
–
0x3FF
0x400-0x4FF
Various
Various
Various
Channel B
Channel C
Channel D
Ch. B Registers (Organized as Ch. A Above)
Ch. C Registers (Organized as Ch. A Above)
Ch. D Registers (Organized as Ch. A Above)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6622 | Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6623 | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623ABC | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623AS | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
| AD6623PCB | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6622S/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6623 | 制造商:Analog Devices 功能描述: |
| AD6623ABC | 制造商:Analog Devices 功能描述:Signal Processor 196-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:4 CHANNEL, 104 MSPS DIGITAL TSP - Bulk |
| AD6623ABCZ | 制造商:Analog Devices 功能描述:Signal Processor 196-Pin CSP-BGA |
| AD6623AS | 制造商:Analog Devices 功能描述:Signal Processor 128-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:4 CHANNEL, 104 MSPS DIGITAL TSP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。