- 您現在的位置：買賣IC網 > PDF目錄373890 > AD6620S (Analog Devices, Inc.) 65 MSPS Digital Receive Signal Processor PDF資料下載
參數資料
| 型號： | AD6620S |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 65 MSPS Digital Receive Signal Processor |
| 中文描述： | 65 MSPS的數字接收信號處理器 |
| 文件頁數： | 4/43頁 |
| 文件大小： | 354K |
| 代理商： | AD6620S |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
–4–
REV. 0
AD6620–SPECIFICATIONS
RECOMMENDED OPERATING CONDITIONS
Test
Level
Min
AD6620AS
Typ
Parameter
Max
Units
VDD
T
AMBIENT
I
IV
3.0
–40
3.3
+25
3.6
+85
V
°
C
ELECTRICAL CHARACTERISTICS
Test
Level
Min
AD6620AS
Typ
Parameter (Conditions)
LOGIC INPUTS
1, 2, 3, 4, 5, 6, 7
(NOT 5 V TOLERANT)
Logic Compatibility
Logic “1” Voltage
Logic “0” Voltage
Logic “1” Current
Logic “0” Current
Input Capacitance
LOGIC OUTPUTS
2, 4, 7, 8, 9, 10, 11
Logic Compatibility
Logic “1” Voltage (I
OH
= 0.5 mA)
Logic “0” Voltage (I
OL
= 1.0 mA)
IDD SUPPLY CURRENT
CLK = 20 MHz
12
CLK = 65 MHz
13
Reset Mode
14
Temp
Max
Units
Full
Full
Full
Full
Full
+25
°
C
3.3 V CMOS
I
I
I
I
V
2.0
–0.3
VDD + 0.3
0.8
10
10
V
V
μ
A
μ
A
pF
1
1
4
Full
Full
Full
3.3 V CMOS/TTL
VDD – 0.2
0.2
I
I
2.4
V
V
0.4
Full
Full
Full
V
I
I
52
167
mA
mA
mA
227
1
POWER DISSIPATION
CLK = 20 MHz
12
CLK = 65 MHz
13
Reset Mode
14
Full
Full
Full
V
I
I
170
550
mW
mW
mW
750
3.3
NOTES
1
Input-Only Pins: CLK,
RESET
, IN[15:0], EXP[2:0], A/B, PAR/SEL.
2
Bidirectional Pins: SYNC_NCO, SYNC_CIC, SYNC_RCF.
3
Microinterface Input Pins:
DS
(
RD
), R/W (
WR
),
CS
.
4
Microinterface Bidirectional Pins: A[2:0], D[7:0].
5
JTAG Input Pins:
TRST
, TCK, TMS, TDI.
6
Serial Mode Input Pins: SDI, SBM, WL[1:0], AD, SDIV[3:0].
7
Serial Mode Bidirectional Pins: SCLK, SDFS.
8
Output Pins: OUT[15:0], DV
OUT
, A/B
OUT
, I/Q
OUT
.
9
Microinterface Output Pins:
DTACK
(RDY).
10
JTAG Output Pins: TDO.
11
Serial Mode Output Pins: SDO, SDFE.
12
Conditions for IDD @ 20 MHz. M
CIC2
= 2, M
CIC5
= 2, M
RCF
= 1, 4 RCF taps of alternating positive and negative full scale.
13
Conditions for IDD @ 65 MHz. M
CIC2
= 2, M
CIC5
= 2, M
RCF
= 1, 4 RCF taps of alternating positive and negative full scale.
14
Conditions for IDD in Reset (
RESET
= 0).
Specifications subject to change without notice.
相關PDF資料 |
PDF描述 |
|---|---|
| AD6620 | 65 MSPS Digital Receive Signal Processor(采樣速率65MSPS的數字接收信號處理器) |
| AD6622AS | Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6622PCB | Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6622S | Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6622 | Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD6620S/PCB | 制造商:Analog Devices 功能描述:DUAL CHANNEL DECIMATING RECEIV 制造商:Analog Devices 功能描述:SGNL PROCESSOR 169CSPBGA - Bulk |
| AD6622 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6622AS | 制造商:Analog Devices 功能描述:Transmit Signal Processor 128-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:4 CHANNEL 65 MSPS DIGITAL UPCONVERTER - Bulk |
| AD6622PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6622S | 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
發(fā)布緊急采購，3分鐘左右您將得到回復。