參數(shù)資料
型號: AD624BDZ
廠商: Analog Devices Inc
文件頁數(shù): 2/17頁
文件大?。?/td> 0K
描述: IC AMP INST 25MHZ PREC LN 16CDIP
標(biāo)準(zhǔn)包裝: 1
放大器類型: 儀表
電路數(shù): 1
轉(zhuǎn)換速率: 5 V/µs
增益帶寬積: 25MHz
-3db帶寬: 1MHz
電流 - 輸入偏壓: 25nA
電壓 - 輸入偏移: 75µV
電流 - 電源: 3.5mA
電壓 - 電源,單路/雙路(±): ±6 V ~ 18 V
工作溫度: -25°C ~ 85°C
安裝類型: 通孔
封裝/外殼: 16-CDIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 16-CDIP 側(cè)面銅焊
包裝: 管件
產(chǎn)品目錄頁面: 770 (CN2011-ZH PDF)
REV. C
AD624
–9–
NOISE
The AD624 is designed to provide noise performance near the
theoretical noise floor. This is an extremely important design
criteria as the front end noise of an instrumentation amplifier is
the ultimate limitation on the resolution of the data acquisition
system it is being used in. There are two sources of noise in an
instrument amplifier, the input noise, predominantly generated
by the differential input stage, and the output noise, generated
by the output amplifier. Both of these components are present
at the input (and output) of the instrumentation amplifier. At
the input, the input noise will appear unaltered; the output
noise will be attenuated by the closed loop gain (at the output,
the output noise will be unaltered; the input noise will be ampli-
fied by the closed loop gain). Those two noise sources must be
root sum squared to determine the total noise level expected at
the input (or output).
The low frequency (0.1 Hz to 10 Hz) voltage noise due to the
output stage is 10
V p-p, the contribution of the input stage is
0.2
V p-p. At a gain of 10, the RTI voltage noise would be
1
V p-p,
10
G
2
+ 0.2
()2 . The RTO voltage noise would be
10.2
V p-p, 102 + 0.2 G
()
()2 . These calculations hold for
applications using either internal or external gain resistors.
INPUT BIAS CURRENTS
Input bias currents are those currents necessary to bias the input
transistors of a dc amplifier. Bias currents are an additional
source of input error and must be considered in a total error
budget. The bias currents when multiplied by the source resis-
tance imbalance appear as an additional offset voltage. (What is
of concern in calculating bias current errors is the change in bias
current with respect to signal voltage and temperature.) Input
offset current is the difference between the two input bias cur-
rents. The effect of offset current is an input offset voltage whose
magnitude is the offset current times the source resistance.
AD624
–VS
+VS
LOAD
TO
POWER
SUPPLY
GROUND
a. Transformer Coupled
AD624
–VS
+VS
LOAD
TO
POWER
SUPPLY
GROUND
b. Thermocouple
AD624
–VS
+VS
LOAD
TO
POWER
SUPPLY
GROUND
c. AC-Coupled
Figure 31. Indirect Ground Returns for Bias Currents
Although instrumentation amplifiers have differential inputs,
there must be a return path for the bias currents. If this is not
provided, those currents will charge stray capacitances, causing
the output to drift uncontrollably or to saturate. Therefore,
when amplifying “floating” input sources such as transformers
and thermocouples, as well as ac-coupled sources, there must
still be a dc path from each input to ground, (see Figure 31).
COMMON-MODE REJECTION
Common-mode rejection is a measure of the change in output
voltage when both inputs are changed by equal amounts. These
specifications are usually given for a full-range input voltage
change and a specified source imbalance. “Common-Mode
Rejection Ratio” (CMRR) is a ratio expression while “Common-
Mode Rejection” (CMR) is the logarithm of that ratio. For
example, a CMRR of 10,000 corresponds to a CMR of 80 dB.
In an instrumentation amplifier, ac common-mode rejection is
only as good as the differential phase shift. Degradation of ac
common-mode rejection is caused by unequal drops across
differing track resistances and a differential phase shift due to
varied stray capacitances or cable capacitances. In many appli-
cations shielded cables are used to minimize noise. This tech-
nique can create common-mode rejection errors unless the
shield is properly driven. Figures 32 and 33 shows active data
guards which are configured to improve ac common-mode
rejection by “bootstrapping” the capacitances of the input
cabling, thus minimizing differential phase shift.
AD624
RG2
–VS
REFERENCE
VOUT
–INPUT
+INPUT
+VS
G = 200
AD711
100
Figure 32. Shield Driver, G
≥ 100
AD624
RG1
–VS
REFERENCE
VOUT
–INPUT
+INPUT
+VS
–VS
AD712
100
RG2
Figure 33. Differential Shield Driver
相關(guān)PDF資料
PDF描述
AD600ARZ IC AMP VGA DUAL LN 50MA 16SOIC
UESD3.3DT5G DIODE ESD PROTECT 3.3V SOT-723
AMP01AX IC AMP INST PREC LN 120MA 18CDIP
AD526CDZ IC AMP PGA 10MA 16CDIP
AD585AQ IC AMP SAMPLE HOLD 50MA 14CDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD624C 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Instrumentation Amplifier
AD624CD 功能描述:IC AMP INST 25MHZ PREC LN 16CDIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 放大器類型:通用 電路數(shù):1 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.11 V/µs 增益帶寬積:350kHz -3db帶寬:- 電流 - 輸入偏壓:4nA 電壓 - 輸入偏移:20µV 電流 - 電源:260µA 電流 - 輸出 / 通道:20mA 電壓 - 電源,單路/雙路(±):2.7 V ~ 36 V,±1.35 V ~ 18 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SO 包裝:帶卷 (TR)
AD624CDZ 功能描述:IC AMP INST 25MHZ PREC LN 16CDIP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源,單路/雙路(±):3 V ~ 32 V,±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱:LM324ADTBR2G-NDLM324ADTBR2GOSTR
AD624S 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Instrumentation Amplifier
AD624SCHIPS 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Instrumentation Amplifier