- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373886 > AD606-EB (Analog Devices, Inc.) 50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output PDF資料下載
參數(shù)資料
| 型號(hào)： | AD606-EB |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 運(yùn)動(dòng)控制電子 |
| 英文描述： | 50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output |
| 中文描述： | 50兆赫，80分貝的限幅輸出解調(diào)對(duì)數(shù)放大器 |
| 文件頁(yè)數(shù)： | 1/12頁(yè) |
| 文件大小： | 448K |
| 代理商： | AD606-EB |
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
a
50 MHz, 80 dB Demodulating
Logarithmic Amplifier with Limiter Output
AD606
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
Analog Devices, Inc., 1999
FEATURES
Logarithmic Amplifier Performance
–75 dBm to +5 dBm Dynamic Range
≤
1.5 nV/
√
Hz
Input Noise
Usable to >50 MHz
37.5 mV/dB Voltage Output
On-Chip Low-Pass Output Filter
Limiter Performance
6
1 dB Output Flatness over 80 dB Range
6
3
8
Phase Stability at 10.7 MHz over 80 dB Range
Adjustable Output Amplitude
Low Power
+5 V Single Supply Operation
65 mW Typical Power Consumption
CMOS-Compatible Power-Down to 325
m
W typ
<5
m
s Enable/Disable Time
APPLICATIONS
Ultrasound and Sonar Processing
Phase-Stable Limiting Amplifier to 100 MHz
Received Signal Strength Indicator (RSSI)
Wide Range Signal and Power Measurement
PRODUCT DESCRIPTION
The AD606 is a complete, monolithic logarithmic amplifier
using a 9-stage “successive-detection” technique. It provides
both logarithmic and limited outputs. The logarithmic output is
from a three-pole post-demodulation low-pass filter and provides
a loadable output voltage of +0.1 V dc to +4 V dc. The logarith-
mic scaling is such that the output is +0.5 V for a sinusoidal
input of –75 dBm and +3.5 V at an input of +5 dBm; over this
range the logarithmic linearity is typically within
±
0.4 dB. All
scaling parameters are proportional to the supply voltage.
The AD606 can operate above and below these limits, with
reduced linearity, to provide as much as 90 dB of conversion
range. A second low-pass filter automatically nulls the input
offset of the first stage down to the submicrovolt level. Adding
external capacitors to both filters allows operation at input fre-
quencies as low as a few hertz.
The AD606’s limiter output provides a hard-limited signal
output as a differential current of
±
1.2 mA from open-collector
outputs. In a typical application, both of these outputs are
loaded by 200
resistors to provide a voltage gain of more than
90 dB from the input. Transition times are 1.5 ns, and the
phase is stable to within
±
3
°
at 10.7 MHz for signals from
–75 dBm to +5 dBm.
The logarithmic amplifier operates from a single +5 V supply
and typically consumes 65 mW. It is enabled by a CMOS logic
level voltage input, with a response time of <5
μ
s. When dis-
abled, the standby power is reduced to <1 mW within 5
μ
s.
The AD606J is specified for the commercial temperature range
of 0
°
C to +70
°
C and is available in 16-lead plastic DIPs or
SOICs. Consult the factory for other packages and temperature
ranges.
FUNCTIONAL BLOCK DIAGRAM
REFERENCE
AND POWER-UP
ONE-POLE
FILTER
FINAL
LIMITER
MAIN SIGNAL PATH
11.15dB/STAGE
OFFSET-NULL
LOW-PASS FILTER
30pF
30pF
360k
V
360k
V
2pF
9.375k
V
9.375k
V
2pF
X2
TWO-POLE
SALLEN-KEY
FILTER
12
m
A/dB
2
m
A/dB
HIGH-END
DETECTORS
AD606
1.5k
V
1.5k
V
250
V
30k
V
30k
V
9
10
11
12
13
14
15
16
1
2
3
4
5
6
7
8
INLO
COMM
ISUM
ILOG
BFIN
VLOG
OPCM
LMLO
LMHI
LADJ
FIL2
FIL1
VPOS
PRUP
COMM
INHI
X1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD606JN | 50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output |
| AD606JR | 50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output |
| AD606JR-REEL7 | 50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output |
| AD606JCHIPS | 50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output |
| AD6121ARSRL | CDMA 3 V Receiver IF Subsystem with Integrated Voltage Regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD606JCHIPS | 制造商:AD 制造商全稱:Analog Devices 功能描述:50 MHz, 80 dB Demodulating Logarithmic Amplifier with Limiter Output |
| AD606JN | 功能描述:IC AMP LOG LP 1.2MA 16DIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 其它有關(guān)文件:TS1854A View All Specifications 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.25 V/µs 增益帶寬積:630kHz -3db帶寬:- 電流 - 輸入偏壓:16nA 電壓 - 輸入偏移:1000µV 電流 - 電源:162µA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):1.8 V ~ 6 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 |
| AD606JNZ | 功能描述:IC AMP LOG LP 1.2MA 16DIP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.028 V/µs 增益帶寬積:105kHz -3db帶寬:- 電流 - 輸入偏壓:3nA 電壓 - 輸入偏移:100µV 電流 - 電源:3.3µA 電流 - 輸出 / 通道:12mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 12 V，±1.35 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:剪切帶 (CT) 其它名稱:OP481GRUZ-REELCT |
| AD606JNZ | 制造商:Analog Devices 功能描述:IC AMP ((NS)) |
| AD606JR | 功能描述:IC AMP LOG LP 1.2MA 16SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 其它有關(guān)文件:TS1854A View All Specifications 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.25 V/µs 增益帶寬積:630kHz -3db帶寬:- 電流 - 輸入偏壓:16nA 電壓 - 輸入偏移:1000µV 電流 - 電源:162µA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):1.8 V ~ 6 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。