- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10977 > AD5934YRSZ-REEL7 (Analog Devices Inc)IC CONV 12BIT 250KSPS 16SSOP PDF資料下載
參數(shù)資料
| 型號： | AD5934YRSZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CONV 12BIT 250KSPS 16SSOP |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 分辨率（位）： | 12 b |
| 主 fclk： | 16.776MHz |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SSOP |
| 包裝： | 帶卷 (TR) |
| 配用： | EVAL-AD5934EBZ-ND - BOARD EVALUATION FOR AD5934 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD5934
Data Sheet
Rev. C | Page 24 of 32
SERIAL BUS INTERFACE
serial interface protocol. The AD5934 is connected to this bus
as a slave device under the control of a master device. The
AD5934 has a 7-bit serial bus slave address. When the device is
powered up, it has a default serial bus address, 0001101 (0x0D).
GENERAL I2C TIMING
Figure 25 shows the timing diagram for general read and write
operations using the I2C-compliant interface.
The master initiates data transfer by establishing a start condition,
defined as a high-to-low transition on the serial data line (SDA)
while the serial clock line (SCL) remains high. This indicates
that a data stream follows. The slave responds to the start condition
and shifts in the next 8 bits, consisting of a 7-bit slave address
(MSB first) and an R/W bit, which determines the direction of
the data transfer, that is, whether data is written to or read from
the slave device (0 = write, 1 = read).
The slave responds by pulling the data line low during the low
period before the ninth clock pulse, known as the acknowledge
bit, and holding it low during the high period of this clock
pulse. All other devices on the bus remain idle while the selected
device waits for data to be read from or written to it. If the R/W
bit is 0, the master writes to the slave device. If the R/W bit is 1,
the master reads from the slave device.
Data is sent over the serial bus in sequences of nine clock
pulses, 8 bits of data followed by an acknowledge bit, which can
be from the master or slave device. Data transitions on the data
line must occur during the low period of the clock signal and
remain stable during the high period because a low-to-high
transition when the clock is high can be interpreted as a stop
signal. If the operation is a write operation, the first data byte
after the slave address is a command byte. This tells the slave
device what to expect next. It may be an instruction telling the
slave device to expect a block write, or it may be a register address
that tells the slave where subsequent data is to be written. Because
data can flow in only one direction as defined by the R/W bit, it
is not possible to send a command to a slave device during a
read operation. Before performing a read operation, it is sometimes
necessary to perform a write operation to tell the slave what sort
of read operation to expect and/or the address from which data
is to be read.
When all data bytes are read or written, stop conditions are
established. In write mode, the master pulls the data line high
during the 10th clock pulse to assert a stop condition. In read
mode, the master device releases the SDA line during the low
period before the ninth clock pulse, but the slave device does
not pull it low. This is known as a no acknowledge. The master
then takes the data line low during the low period before the
10th clock pulse, and then high during the 10th clock pulse to
assert a stop condition.
0
1
0
1
R/W
D7
D6
D5
D4
D3
D2
D1
D0
START CONDITION
BY MASTER
ACKNOWLEDGED BY
AD5934
SLAVE ADDRESS BYTE
ACKNOWLEDGED BY
MASTER/SLAVE
SCL
SDA
REGISTER ADDRESS
05325-
048
Figure 25. Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B1D-IX-B1 | CONVERTER MOD DC/DC 85V 75W |
| AD9833BRMZ-REEL7 | IC WAVEFORM GEN PROG 10MSOP |
| VE-B1D-IW-B1 | CONVERTER MOD DC/DC 85V 100W |
| MCF51AC256BCFUE | MCU 32BIT 256K FLASH 64-QFP |
| AD9833BRMZ-REEL | IC WAVEFORM GEN PROG 10MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD594 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Monolithic Thermocouple Amplifiers with Cold Junction Compensation |
| AD594A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Monolithic Thermocouple Amplifiers with Cold Junction Compensation |
| AD594AD | 制造商:Analog Devices 功能描述:Temp Sensor Analog 14-Pin TO-116 制造商:Rochester Electronics LLC 功能描述:THERMOCOUPLER AMPLIFIER - Bulk 制造商:Analog Devices 功能描述:Special Function IC Package/Case:TO-116 |
| AD594AD/+ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD594ADZ | 功能描述:IC THERMOCOUPLE INSTR AMP 14CDIP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱管理 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 功能:溫度開關(guān) 傳感器類型:內(nèi)部 感應(yīng)溫度:85°C 分界點(diǎn) 精確度:±6°C（最小值） 拓?fù)?ADC（三角積分型），比較器，寄存器庫 輸出類型:開路漏極 輸出警報:是 輸出風(fēng)扇:是 電源電壓:2.7 V ~ 5.5 V 工作溫度:-55°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應(yīng)商設(shè)備封裝:SOT-23-5 包裝:帶卷 (TR) 其它名稱:ADT6501SRJZP085RL7-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。