- 您現在的位置：買賣IC網 > PDF目錄10980 > AD5932YRUZ (Analog Devices Inc)IC PROG WAVEFORM GEN SNGL16TSSOP PDF資料下載
參數資料
| 型號： | AD5932YRUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 14/28頁 |
| 文件大小： | 0K |
| 描述： | IC PROG WAVEFORM GEN SNGL16TSSOP |
| 產品培訓模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標準包裝： | 96 |
| 分辨率（位）： | 10 b |
| 主 fclk： | 50MHz |
| 調節(jié)字寬（位）： | 24 b |
| 電源電壓： | 2.3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 16-TSSOP |
| 包裝： | 管件 |
| 產品目錄頁面： | 797 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Data Sheet
AD5932
Rev. A | Page 21 of 28
AD5932 TO 68HC11/68L11 INTERFACE
Figure 35 shows the serial interface between the AD5932 and
the 68HC11/68L11 microcontroller. The microcontroller is
configured as the master by setting Bit MSTR in the SPCR to 1,
which provides a serial clock on SCK while the MOSI output
drives the serial data line, SDATA. Because the microcontroller
does not have a dedicated frame sync pin, the FSYNC signal is
derived from a port line (PC7). The set-up conditions for
correct operation of the interface are as follows:
SCK idles high between write operations (CPOL = 0).
Data is valid on the SCK falling edge (CPHA = 1).
When data is being transmitted to the AD5932, the FSYNC line
is taken low (PC7). Serial data from the 68HC11/68L11 is
transmitted in 8-bit bytes with only eight falling clock edges
occurring in the transmit cycle. Data is transmitted MSB first.
In order to load data into the AD5932, PC7 is held low after the
first eight bits are transferred and a second serial write operation is
performed to the AD5932. Only after the second eight bits have
been transferred should FSYNC be taken high again.
AD59321
68HC11/68L111
1ADDITIONAL PINS OMITTED FOR CLARITY.
PC7
MOSI
SCK
FSYNC
05416-
035
SDATA
SCLK
Figure 35. 68HC11/68L11 to AD5932 Interface
AD5932 TO 80C51/80L51 INTERFACE
Figure 36 shows the serial interface between the AD5932 and
the 80C51/80L51 microcontroller. The microcontroller is
operated in Mode 0 so that TxD of the 80C51/80L51 drives
SCLK of the AD5932, while RxD drives the serial data line
SDATA. The FSYNC signal is again derived from a bit program-
mable pin on the port (P3.3 being used in the diagram). When
data is to be transmitted to the AD5932, P3.3 is taken low. The
80C51/80L51 transmits data in 8-bit bytes; thus, only eight
falling SCLK edges occur in each cycle.
To load the remaining eight bits to the AD5932, P3.3 is held low
after the first eight bits have been transmitted, and a second
write operation is initiated to transmit the second byte of data.
P3.3 is taken high following completion of the second write
operation. SCLK should idle high between the two write
operations. The 80C51/80L51 outputs the serial data in an LSB-
first format. The AD5932 accepts the MSB first (the four MSBs
being the control information, the next four bits being the
address, while the eight LSBs contain the data when writing to a
destination register). Therefore, the transmit routine of the
80C51/80L51 must consider this and rearrange the bits so that
the MSB is output first.
AD59321
80C51/80L511
1ADDITIONAL PINS OMITTED FOR CLARITY.
P3.3
RxD
TxD
FSYNC
05416-
036
SDATA
SCLK
Figure 36. 80C51/80L51 to AD5932 Interface
AD5932 TO DSP56002 INTERFACE
Figure 37 shows the interface between the AD5932 and the
DSP56002. The DSP56002 is configured for normal mode,
asynchronous operation with a gated internal clock (SYN = 0,
GCK = 1, SCKD = 1). The frame sync pin is generated internally
(SC2 = 1), the transfers are 16 bits wide (WL1 = 1, WL0 = 0),
and the frame sync signal frames the 16 bits (FSL = 0). The
frame sync signal is available on Pin SC2, but it must be
inverted before being applied to the AD5932. The interface to
the DSP56000/DSP56001 is similar to that of the DSP56002.
AD59321
DSP560021
1ADDITIONAL PINS OMITTED FOR CLARITY.
SC2
STD
SCK
FSYNC
05416-
032
SDATA
SCLK
Figure 37. DSP56002 to AD5932 Interface
相關PDF資料 |
PDF描述 |
|---|---|
| AD9833BRMZ | IC WAVEFORM GENERTR PROG 10-MSOP |
| VE-B1J-IX-B1 | CONVERTER MOD DC/DC 36V 75W |
| VI-B1J-IX-B1 | CONVERTER MOD DC/DC 36V 75W |
| AD9838BCPZ-RL7 | IC DDS 16MHZ LP 20LFCSP |
| VI-21L-CU-S | CONVERTER MOD DC/DC 28V 200W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD5932YRUZ-REEL7 | 功能描述:IC PROG WAVEFORM GENERAT 16TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數字合成 (DDS) 系列:- 產品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD5933 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 MSPS 12-Bit Impedance Converter, Network Analyzer |
| AD5933BRSZ-U1 | 制造商:Analog Devices 功能描述:CNVRTR NETWORK ANALYZER 16SSOP - Rail/Tube |
| AD5933YRSZ | 功能描述:IC NTWK ANALYZER 12B 1MSP 16SSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數字合成 (DDS) 系列:- 產品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD5933YRSZ | 制造商:Analog Devices 功能描述:IC IMPEDANCE CONV 1MSPS 12BIT 16SSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復。