- 您現(xiàn)在的位置：買賣IC網 > PDF目錄373884 > AD5764CSU (ANALOG DEVICES INC) Complete, Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC PDF資料下載
參數(shù)資料
| 型號： | AD5764CSU |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | Complete, Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| 中文描述： | SERIAL INPUT LOADING, 8 us SETTLING TIME, 16-BIT DAC, PQFP32 |
| 封裝： | MO-026-ABA, TQFP-32 |
| 文件頁數(shù)： | 18/27頁 |
| 文件大?。?/td> | 251K |
| 代理商： | AD5764CSU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
AD5764
Preliminary Technical Data
Rev. PrC 21-Oct-04| Page 18 of 28
V
OUT
DAC
REGISTER
INTERFACE
LOGIC
OUTPUT
I/V AMPLIFIER
LDAC
SDO
SDIN
16-BIT
DAC
V
REFIN
SYNC
INPUT
REGISTER
SCLK
Figure 9. Simplified Serial Interface showing input loading
circuitry for one DAC Channel
TRANSFER FUNCTION
Table Shows the ideal input code to output voltage relationship
for the AD5764 for both straight binary and twos complement
data coding.
Digital Input
Analog Output
V
OUT
+2 V
REF
x (32767/32768)
+2 V
REF
x (1/32768)
Straight Binary Data Coding
MSB
1111
1000
1000
0111
0000
LSB
1111
0000
0000
1111
0000
1111
0000
0000
1111
0000
1111
0001
0000
1111
0000
0 V
-2 V
REF
x (1/32768)
-2 V
REF
x (32767/32768)
Twos Complement Data Coding
MSB
0111
1111
0000
0000
0000
0000
1111
1111
1000
0000
LSB
V
OUT
1111
0000
0000
1111
0000
1111
0001
0000
1111
0000
+2 V
REF
x (32767/32768)
+2 V
REF
x (1/32768)
0 V
-2 V
REF
x (1/32768)
-2 V
REF
x (32767/32768)
The output voltage expression is given by
×
+
×
=
65536
4
2
D
V
V
V
REFIN
REFIN
OUT
where:
D is the decimal equivalent of the code loaded to the DAC.
V
REFIN
is the reference voltage applied at the REFIN pin.
ASYNCHRONOUS CLEAR (CLR)
CLR is an active low, level sensitive clear that allows the outputs
to be cleared to either 0 V (straight binary coding) or negative
full scale (twos complement coding). It is necessary to maintain
CLR low for a minimum amount of time (refer to Figure 3) for
the operation to complete. When the CLR signal is returned
high, the output remains at the cleared value until a new value is
programmed. The CLR signal has priority over LDAC and
SYNC. A clear can also be initiated through software by writing
the command 0x04XXXX to the AD5764.
相關PDF資料 |
PDF描述 |
|---|---|
| AD578LD | VERY FAST, COMPLETE 10- OR 12-BIT A/D CONVERTERS |
| AD578LN | Enhanced, 1.8V, PCI-Express Compliant, 4-Differential Channel, 2:1 Mux/DeMux Switch, w/ Single Enable |
| AD578K | VERY FAST, COMPLETE 10- OR 12-BIT A/D CONVERTERS |
| AD578KD | VERY FAST, COMPLETE 10- OR 12-BIT A/D CONVERTERS |
| AD578KN | VERY FAST, COMPLETE 10- OR 12-BIT A/D CONVERTERS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5764CSUZ | 功能描述:IC DAC 16BIT QUAD VOUT 32TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5764CSUZ-REEL7 | 功能描述:IC DAC 16BIT QUAD BIPO 32-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5764R | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| AD5764R_08 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| AD5764RASUZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復。