- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8960 > AD5764BSUZ (Analog Devices Inc)IC DAC 16BIT QUAD VOUT 32-TQFP PDF資料下載
參數(shù)資料
| 型號： | AD5764BSUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT QUAD VOUT 32-TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 產(chǎn)品變化通告： | AD5764(R), AD5744R Product Change 04/Sept/2009 |
| 設(shè)計資源： | High Accuracy, Bipolar Voltage Output Digital-to-Analog Conversion Using AD5764 (CN0006) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時間： | 8µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 雙 ± |
| 功率耗散（最大）： | 275 mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-TQFP |
| 供應(yīng)商設(shè)備封裝： | 32-TQFP（7x7） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 4 電壓，雙極 |
| 采樣率（每秒）： | 1.26M |
| 產(chǎn)品目錄頁面： | 784 (CN2011-ZH PDF) |
| 配用： | EVAL-AD5764EBZ-ND - BOARD EVAL FOR AD5764 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Data Sheet
AD5764
Rev. F | Page 23 of 28
OFFSET AND GAIN ADJUSTMENT WORKED
EXAMPLE
Using the information provided in the Fine Gain Register and
Offset Register sections, the following worked example demon-
strates how the AD5764 functions can be used to eliminate both
offset and gain errors. Because the AD5764 is factory calibrated,
offset and gain errors should be negligible. However, errors can
be introduced by the system that the AD5764 is operating within;
for example, a voltage reference value that is not equal to 5 V
introduces a gain error. An output range of ±10 V and twos
complement data coding is assumed.
Removing Offset Error
The AD5764 can eliminate an offset error in the range of 4.88 mV
to +4.84 mV with a step size of of a 16-bit LSB.
Calculate the step size of the offset adjustment.
μV
14
.
38
8
2
20
16
=
×
=
Size
Step
Adjust
Offset
Measure the offset error by programming 0x0000 to the data
register and measuring the resulting output voltage. For this
example, the measured value is 614 μV.
Calculate the number of offset adjustment steps that this value
represents.
Steps
16
μV
14
.
38
μV
614
=
Size
Step
Offset
Value
Offset
Measured
Steps
of
Number
The offset error measured is positive, therefore, a negative
adjustment of 16 steps is required. The offset register is eight
bits wide and the coding is twos complement. The required
offset register value can be calculated as follows:
Convert the adjustment value to binary: 00010000.
Convert this to a negative twos complement number by inverting
all bits and adding 1 to obtain 11110000, the value that should
be programmed to the offset register.
Note that this twos complement conversion is not necessary in the
case of a positive offset adjustment. The value to be programmed to
the offset register is simply the binary representation of the
adjustment value.
Removing Gain Error
The AD5764 can eliminate a gain error at negative full-scale
output in the range of 9.77 mV to +9.46 mV with a step size of
of a 16-bit LSB.
Calculate the step size of the gain adjustment.
μV
59
.
152
2
20
16
=
×
=
Size
Step
Adjust
Gain
Measure the gain error by programming 0x8000 to the data
register and measuring the resulting output voltage. The gain
error is the difference between this value and 10 V. For this
example, the gain error is 1.2 mV.
Calculate how many gain adjustment steps this value represents.
Steps
8
μV
59
.
152
mV
2
.
1
=
Size
Step
Gain
Value
Gain
Measured
Steps
of
Number
The gain error measured is negative (in terms of magnitude);
therefore, a positive adjustment of eight steps is required. The
gain register is 6 bits wide and the coding is twos complement,
the required gain register value can be determined as follows:
Convert the adjustment value to binary: 001000.
The value to be programmed to the gain register is simply this
binary number.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J53-MZ-F4 | CONVERTER MOD DC/DC 24V 25W |
| AD7568BSZ | IC DAC 12BIT OCTAL LC2MOS 44MQFP |
| VI-B4Z-MU-F2 | CONVERTER MOD DC/DC 2V 80W |
| D38999/20KG41PB | CONN RCPT 41POS WALL MNT W/PINS |
| VI-B4Y-MU-F4 | CONVERTER MOD DC/DC 3.3V 132W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5764BSUZ-REEL7 | 功能描述:IC DAC 16BIT QUAD VOUT 32-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5764CSU | 制造商:Analog Devices 功能描述: |
| AD5764CSUZ | 功能描述:IC DAC 16BIT QUAD VOUT 32TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5764CSUZ-REEL7 | 功能描述:IC DAC 16BIT QUAD BIPO 32-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5764R | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。