- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373884 > AD5762R (Analog Devices, Inc.) Complete Dual, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DACs PDF資料下載
參數(shù)資料
| 型號： | AD5762R |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Complete Dual, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DACs |
| 中文描述： | 完整的雙通道，16位，高精度，串行輸入，雙極性電壓輸出DAC |
| 文件頁數(shù)： | 21/33頁 |
| 文件大?。?/td> | 507K |
| 代理商： | AD5762R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
Preliminary Technical Data
AD5762R
THEORY OF OPERATION
The AD5762R is a dual, 16-bit, serial input, bipolar voltage output
DAC and operates from supply voltages of ±11.4 V to ±16.5 V and
has a buffered output voltage of up to ±10.5263 V Data is written to
the AD5762R in a 24-bit word format, via a 3-wire serial interface.
The AD5762R also offers an SDO pin, which is available for daisy
chaining or readback.
Rev. PrA | Page 21 of 33
The AD5762R incorporates a power-on reset circuit, which
ensures that the DAC registers power up loaded with 0x0000.
The AD5762R features a digital I/O port that can be
programmed via the serial interface, an analog die temperature
sensor, on-chip 10 ppm/°C voltage reference, on-chip reference
buffers and per channel digital gain and offset registers.
DAC ARCHITECTURE
The DAC architecture of the AD5762R consists of a 16-bit
current mode segmented R-2R DAC. The simplified circuit
diagram for the DAC section is shown in Figure 38.
The four MSBs of the 16-bit data word are decoded to drive 15
switches, E1 to E15. Each of these switches connects one of the
15 matched resistors to either AGND or IOUT. The remaining
12 bits of the data word drive switches S0 to S11 of the 12-bit R-
2R ladder network.
2R
E15
V
REF
2R
E14
E1
2R
S11
R
R
R
2R
S10
2R
12-BIT, R-2R LADDER
15 EQUAL SEGMENTS
V
OUT
2R
S0
2R
AGND
R/8
I
OUT
0
Figure 38. DAC Ladder Structure
REFERENCE BUFFERS
The AD5762R can operate with either an external or an internal
reference. The reference input has an input range up to 7 V. This
input voltage is then used to provide a buffered positive and
negative reference for the DAC cores. The positive reference is
given by
+ V
REF
= 2 × V
REFIN
While the negative reference to the DAC cores is given by
V
REF
= 2 × V
REFIN
These positive and negative reference voltages (along with the
gain register values) define the output ranges of the DACs.
SERIAL INTERFACE
The AD5762R is controlled over a versatile 3-wire serial
interface that operates at clock rates of up to 30 MHz and is
compatible with SPI, QSPI, MICROWIRE, and DSP
standards.
Input Shift Register
The input shift register is 24 bits wide. Data is loaded into the
device MSB first as a 24-bit word under the control of a serial
clock input, SCLK. The input register consists of a read/write
bit, three register select bits, three DAC address bits and 16 data
bits as shown in Table 7. The timing diagram for this operation
is shown in Figure 2.
Upon power-up, the DAC registers are loaded with zero code
(0x0000) and the outputs are clamped to 0 V via a low
impedance path. The outputs can be updated with the zero code
value by asserting either LDAC or CLR. The corresponding
output voltage depends on the state of the BIN/2sCOMP pin. If
the BIN/2sCOMP pin is tied to DGND, then the data coding is
twos complement and the outputs update to 0 V. If the
BIN/2sCOMP pin is tied to DV
CC
, then the data coding is offset
binary and the outputs update to negative full scale. To have the
outputs power-up with zero code loaded to the outputs, the
CLR pin should be held low during power-up.
Standalone Operation
The serial interface works with both a continuous and noncon-
tinuous serial clock. A continuous SCLK source can only be
used if SYNC is held low for the correct number of clock cycles.
In gated clock mode, a burst clock containing the exact number
of clock cycles must be used and SYNC must be taken high after
the final clock to latch the data. The first falling edge of SYNC
starts the write cycle. Exactly 24 falling clock edges must be
applied to SCLK before SYNC is brought back high again. If
SYNC is brought high before the 24
th
falling SCLK edge, then
the data written is invalid. If more than 24 falling SCLK edges
are applied before SYNC is brought high, then the input data is
also invalid. The input register addressed is updated on the
rising edge of SYNC. In order for another serial transfer to take
place, SYNC must be brought low again. After the end of the
serial data transfer, data is automatically transferred from the
input shift register to the addressed register.
When the data has been transferred into the chosen register of
the addressed DAC, all DAC registers and outputs can be
updated by taking LDAC low.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5764 | Complete, Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| AD5764ASU | Complete, Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| AD5764BSU | Complete, Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| AD5764CSU | Complete, Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| AD578LD | VERY FAST, COMPLETE 10- OR 12-BIT A/D CONVERTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5762R_08 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Dual, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| AD5762RCSUZ | 功能描述:IC DAC DUAL 16BIT 1LSB 32-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5762RCSUZ-REEL7 | 功能描述:IC DAC 16BIT QUAD VOUT 32-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5763 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Dual, 16-Bit, High Accuracy, Serial Input, ±5V DACs |
| AD5763BSUZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Dual, 16-Bit, High Accuracy, Serial Input, ±5V DACs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。