- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8971 > AD5755ACPZ-REEL7 (Analog Devices Inc)IC DAC 16BIT QUAD 64-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD5755ACPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 39/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT QUAD 64-LFCSP |
| 視頻文件： | AD5755: 16-Bit Multi-Channel, Voltage and Current Output DAC |
| 特色產(chǎn)品： | AD5755 / AD5755-1 / AD5757 DACs |
| 標準包裝： | 1 |
| 設置時間： | 11µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 標準包裝 |
| 輸出數(shù)目和類型： | 4 電流，4 電壓 |
| 采樣率（每秒）： | * |
| 其它名稱： | AD5755ACPZ-REEL7DKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD5755
Data Sheet
Rev. C | Page 44 of 52
DC-to-DC Converter Compensation Capacitors
As the dc-to-dc converter operates in DCM, the uncompensated
transfer function is essentially a single-pole transfer function.
The pole frequency of the transfer function is determined by
the dc-to-dc converter’s output capacitance, input and output
voltage, and output load. The AD5755 uses an external capacitor
in conjunction with an internal 150 k resistor to compensate
the regulator loop. Alternatively, an external compensation
resistor can be used in series with the compensation capacitor,
by setting the DC-DC Comp bit in the dc-to-dc control register.
In this case, a ~50 k resistor is recommended. A description
of the advantages of this can be found in the AICC Supply
Requirements—Slewing section in the Device Features section.
For typical applications, a 10 nF dc-to-dc compensation
capacitor is recommended.
DC-to-DC Converter Input and Output Capacitor
Selection
The output capacitor affects ripple voltage of the dc-to-dc
converter and indirectly limits the maximum slew rate at which
the channel output current can rise. The ripple voltage is caused
by a combination of the capacitance and equivalent series
resistance (ESR) of the capacitor. For the AD5755, a ceramic
capacitor of 4.7 F is recommended for typical applications.
Larger capacitors or paralleled capacitors improve the ripple at
the expense of reduced slew rate. Larger capacitors also impact
the AVCC supplies current requirements while slewing (see the
AICC Supply Requirements—Slewing section). This capacitance
at the output of the dc-to-dc converter should be >3 F under
all operating conditions.
The input capacitor provides much of the dynamic current
required for the dc-to-dc converter and should be a low ESR
component. For the AD5755, a low ESR tantalum or ceramic
capacitor of 10 F is recommended for typical applications.
Ceramic capacitors must be chosen carefully because they can
exhibit a large sensitivity to dc bias voltages and temperature.
X5R or X7R dielectrics are preferred because these capacitors
remain stable over wider operating voltage and temperature
ranges. Care must be taken if selecting a tantalum capacitor to
ensure a low ESR value.
AICC SUPPLY REQUIREMENTS—STATIC
The dc-to-dc converter is designed to supply a VBOOST voltage of
VBOOST = IOUT × RLOAD + Headroom
(2)
See Figure 52 for a plot of headroom supplied vs. output
voltage. This means that, for a fixed load and output voltage,
the output current of the dc-to-dc converter can be calculated
by the following formula:
CC
V
BOOST
OUT
CC
AV
V
I
AV
Efficiency
Out
Power
AI
BOOST
×
=
×
=
η
(3)
where:
IOUT is the output current from IOUT_x in amps.
ηV
and Figure 55).
AICC SUPPLY REQUIREMENTS—SLEWING
The AICC current requirement while slewing is greater than in
static operation because the output power increases to charge
the output capacitance of the dc-to-dc converter. This transient
current can be quite large (see Figure 80), although the methods
outlined in the Reducing AICC Current Requirements section
can reduce the requirements on the AVCC supply. If not enough
AICC current can be provided, the AVCC voltage drops. Due to
this AVCC drop, the AICC current required to slew increases
further. This means that the voltage at AVCC drops further (see
Equation 3) and the VBOOST voltage, and thus the output voltage,
may never reach its intended value. Because this AVCC voltage is
common to all channels, this may also affect other channels.
0
5
10
15
20
25
30
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0
0.5
1.0
1.5
2.0
2.5
I O
UT
_
x
CURRE
NT
(
mA
)/
V
B
OOS
T
_
x
VO
LT
A
G
E
(V)
AI
CC
CURRE
NT
(
A)
TIME (ms)
AICC
IOUT
VBOOST
0mA TO 24mA RANGE
1k LOAD
fSW = 410kHz
INDUCTOR = 10H (XAL4040-103)
TA = 25°C
07304-
184
Figure 80. AICC Current vs. Time for 24 mA Step Through 1 k Load
with Internal Compensation Resistor
Reducing AICC Current Requirements
There are two main methods that can be used to reduce the
AICC current requirements. One method is to add an external
compensation resistor, and the other is to use slew rate control.
Both of these methods can be used in conjunction.
A compensation resistor can be placed at the COMPDCDC_x pin
in series with the 10 nF compensation capacitor. A 51 k exter-
nal compensation resistor is recommended. This compensation
increases the slew time of the current output but eases the AICC
transient current requirements. Figure 81 shows a plot of AICC
current for a 24 mA step through a 1 k load when using a
51 k compensation resistor. This method eases the current
requirements through smaller loads even further, as shown in
相關PDF資料 |
PDF描述 |
|---|---|
| VE-B6J-MV-F1 | CONVERTER MOD DC/DC 36V 150W |
| ICS843031AGI-01LFT | IC CLK GENERATOR LVPECL 8-TSSOP |
| VI-J0M-MZ-F3 | CONVERTER MOD DC/DC 10V 25W |
| VE-B6B-MV-F3 | CONVERTER MOD DC/DC 95V 150W |
| VI-J0M-MZ-F1 | CONVERTER MOD DC/DC 10V 25W |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5755BCPZ | 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:DAC QUAD 16BIT -26.4/33VIN 64LFCSP 制造商:Analog Devices 功能描述:DAC, QUAD, 16BIT, -26.4/33VIN, 64LFCSP 制造商:Analog Devices 功能描述:DAC, QUAD, 16BIT, -26.4/33VIN, 64LFCSP, Resolution (Bits):16bit, Input Channel Type:Serial, Digital IC Case Style:LFCSP, No. of Pins:64, Data Interface:Microwire, QSPI, SPI, Supply Current:8.6mA, Operating Temperature Min:-40C, , RoHS Compliant: Yes |
| AD5755BCPZ-REEL7 | 功能描述:IC DAC 16BIT QUAD 64-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5755BCPZX | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit, Serial Input, 4-20mA & Voltage Output DAC, Dynamic Power Control |
| AD5757 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit,Serial Input, 4 mA to 20 mA Output DAC, Dynamic Power Control |
| AD5757_11 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Channel, 16-Bit,Serial Input, 4 mA to 20 mA Output DAC, Dynamic Power Control |
發(fā)布緊急采購，3分鐘左右您將得到回復。