- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373883 > AD5662 (Analog Devices, Inc.) 2.7 V to 5.5 V, 250 ??A, Rail-to-Rail Output 16-Bit DAC D/A in a SOT-23 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5662 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 2.7 V to 5.5 V, 250 ??A, Rail-to-Rail Output 16-Bit DAC D/A in a SOT-23 |
| 中文描述： | 2.7 V至5.5 V，250？？甲，軌到軌輸出16位DAC數(shù)/阿中采用SOT - 23 |
| 文件頁(yè)數(shù)： | 15/20頁(yè) |
| 文件大?。?/td> | 357K |
| 代理商： | AD5662 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
Preliminary Technical Data
AD5662
MICROPROCESSOR INTERFACING
AD5662 to ADSP-2101/ADSP-2103 Interface
Figure 32 shows a serial interface between the AD5662 and the
ADSP-2101/ADSP-2103. The ADSP-2101/ADSP-2103 should
be set up to operate in SPORT transmit alternate framing mode.
The ADSP-2101/ADSP-2103 SPORT is programmed through
the SPORT control register and should be configured as follows:
internal clock operation, active low framing, 24-bit word length.
Transmission is initiated by writing a word to the Tx register
after the SPORT has been enabled.
Rev. PrA | Page 15 of 20
AD5662*
*ADDITIONAL PINS OMITTED FOR CLARITY
TFS
DT
SCLK
SYNC
DIN
SCLK
0
ADSP-2101/
ADSP-2103*
Figure 32. AD5662 to ADSP-2101/ADSP-2103 Interface
AD5662 to 68HC11/68L11 Interface
Figure 33 shows a serial interface between the AD5662 and the
68HC11/68L11 microcontroller. SCK of the 68HC11/68L11
drives the SCLK of the AD5662, while the MOSI output drives
the serial data line of the DAC.
The SYNC signal is derived from a port line (PC7). The setup
conditions for correct operation of this interface are as follows:
the 68HC11/68L11 should be configured with its CPOL bit as a
0 and its CPHA bit as a 1. When data is being transmitted to the
DAC, the SYNC line is taken low (PC7). When the 68HC11/
68L11 is configured as described above, data appearing on the
MOSI output is valid on the falling edge of SCK. Serial data
from the 68HC11/68L11 is transmitted in 8-bit bytes with only
eight falling clock edges occurring in the transmit cycle. Data is
transmitted MSB first. In order to load data to the AD5662, PC7
is left low after the first eight bits are transferred, and a second
serial write operation is performed to the DAC; PC7 is taken
high at the end of this procedure.
AD5662*
*ADDITIONAL PINS OMITTED FOR CLARITY
PC7
SCK
MOSI
SYNC
SCLK
DIN
0
68HC11/68L11*
Figure 33. AD5662 to 68HC11/68L11 Interface
AD5662 to 80C51/80L51 Interface
Figure 34 shows a serial interface between the AD5662 and the
80C51/80L51 microcontroller. The setup for the interface is as
follows: TXD of the 80C51/80L51 drives SCLK of the AD5662,
while RXD drives the serial data line of the part. The SYNC
signal is again derived from a bit programmable pin on the port.
In this case, port line P3.3 is used. When data is to be transmitted
to the AD5662, P3.3 is taken low. The 80C51/80L51 transmits
data only in 8-bit bytes; thus only eight falling clock edges occur
in the transmit cycle. To load data to the DAC, P3.3 is left low
after the first eight bits are transmitted, and a second write cycle
is initiated to transmit the second byte of data. P3.3 is taken
high following the completion of this cycle. The 80C51/80L51
outputs the serial data in a format that has the LSB first. The
AD5662 requires its data with the MSB as the first bit received.
The 80C51/80L51 transmit routine should take this into account.
80C51/80L51*
AD5662*
*ADDITIONAL PINS OMITTED FOR CLARITY
P3.3
TXD
RXD
SYNC
SCLK
DIN
0
Figure 34. AD5662 to 80C51/80L51 Interface
AD5662 to MICROWIRE Interface
Figure 35 shows an interface between the AD5320 and any
MICROWIRE-compatible device. Serial data is shifted out on
the falling edge of the serial clock and is clocked into the
AD5320 on the rising edge of the SK.
MICROWIRE*
AD5662*
*ADDITIONAL PINS OMITTED FOR CLARITY
CS
SK
SO
SYNC
SCLK
DIN
0
Figure 35. AD5662 to MICROWIRE Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5662ARM | 2.7 V to 5.5 V, 250 ??A, Rail-to-Rail Output 16-Bit DAC D/A in a SOT-23 |
| AD5662ARJ-2 | ECONOLINE: REC3-S_DRW(Z)/H4,H6 - Safety standards and approval: EN 60950 certified, rated for 250VAV (LVD test report)- Applied for Ul 1950 Component Recognised Certification- 3W DIP Package- 4kVDC & 6kVDC Isolation- Regulated Output- Continuous Short Circiut Protection Auto-Restarting |
| AD568 | 12-Bit Ultrahigh Speed Monolithic D/A Converter |
| AD568J | 12-Bit Ultrahigh Speed Monolithic D/A Converter |
| AD568K | 12-Bit Ultrahigh Speed Monolithic D/A Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5662ARJ | 制造商:Analog Devices 功能描述: |
| AD5662ARJ-1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.7 V to 5.5 V, 250 ??A, Rail-to-Rail Output 16-Bit DAC D/A in a SOT-23 |
| AD5662ARJ-1500RL7 | 功能描述:IC DAC 16BIT BUFF V-OUT SOT23-8 RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5662ARJ-1REEL7 | 功能描述:IC DAC 16BIT BUFF V-OUT SOT23-8 RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5662ARJ-2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.7 V to 5.5 V, 250 ??A, Rail-to-Rail Output 16-Bit DAC D/A in a SOT-23 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。