參數(shù)資料
型號: AD5611
廠商: Analog Devices, Inc.
英文描述: 2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package
中文描述: 2.7 V至5.5 V,“100聯(lián)合航空,8-/10-/12-Bit nanoDAC系列的D / A,SPI接口,SC70封裝
文件頁數(shù): 5/20頁
文件大?。?/td> 599K
代理商: AD5611
Preliminary Technical Data
AD5601/AD5611/AD5621
Parameter
POWER REQUIREMENTS
V
DD
I
DD
(Normal Mode)
V
DD
= ±4.5 V to ±5.5 V
V
DD
= ±2.7 V to ±3.6 V
I
DD
(All Power-Down Modes)
V
DD
= ±4.5 V to ±5.5 V
V
DD
= ±2.7 V to ±3.6 V
POWER EFFICIENCY
I
OUT
/I
DD
Rev. PrC | Page 5 of 20
B Version
1
Typ
0.2
0.05
TBD
Unit
V
μA
μA
μA
μA
%
Test Conditions/Comments
All digital inputs at 0 or V
DD
DAC active and excluding load current
V
IH
= V
DD
and V
IL
= GND
V
IH
= V
DD
and V
IL
= GND
V
IH
= V
DD
and V
IL
= GND
V
IH
= V
DD
and V
IL
= GND
I
LOAD
= 2 mA and V
DD
= ±5 V
Min
2.7
Max
5.5
100
70
1
1
1
Temperature ranges are as follows: B Version: –40°C to +125°C, typical at +25°C.
2
Linearity calculated using a reduced code range.
3
Guaranteed by design and characterization, not production tested.
TIMING CHARACTERISTICS
V
DD
= 2.7 V to 5.5 V; all specifications T
MIN
to T
MAX
, unless otherwise noted. See Figure 2.
Table 3.
Parameter
Limit
1
Unit
t
12
33
ns min
t
2
13
ns min
t
3
12
ns min
t
4
13
ns min
t
5
5
ns min
t
6
4.5
ns min
t
7
0
ns min
t
8
33
ns min
t
9
13
ns min
Test Conditions/Comments
SCLK cycle time
SCLK high time
SCLK low time
SYNC to SCLK falling edge setup time
Data setup time
Data hold time
SCLK falling edge to SYNC rising edge
Minimum SYNC high time
SYNC rising edge to next SCLK fall ignore
1
All input signals are specified with tr = tf = 1 ns/V (10% to 90% of V
DD
) and timed from a voltage level of (V
IL
+ V
IH
)/2.
2
Maximum SCLK frequency is 30 MHz.
t
4
t
3
t
2
t
5
t
7
t
6
D0
D1
D2
D14
D15
DIN
SYNC
SCLK
0
t
9
t
1
t
8
D15
D14
Figure 2. Timing Diagram
相關PDF資料
PDF描述
AD5611AKS 2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package
AD5621 2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package
AD5621AKS 2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package
AD5601BKS 2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package
AD5611BKS 2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package
相關代理商/技術(shù)參數(shù)
參數(shù)描述
AD5611ACPZ 制造商:Analog Devices 功能描述:DAC 8BIT +/-4LSB 5.5VIN 6LFCSP 制造商:Analog Devices 功能描述:DAC, 10BIT, +/-4LSB, 5.5VIN, 6LFCSP
AD5611ACPZ-RL7 功能描述:IC DAC 10BIT SPI 6LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 設計資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標準包裝:10,000 系列:- 設置時間:- 位數(shù):12 數(shù)據(jù)接口:DSP,MICROWIRE?,QSPI?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型,TSOT-23-8 供應商設備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):2.7M
AD5611AKS 制造商:AD 制造商全稱:Analog Devices 功能描述:2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package
AD5611AKSZ 制造商:Analog Devices 功能描述:DAC SGL RES-STRING 10-BIT 6PIN SC-70 - Bulk
AD5611AKSZ-500RL7 功能描述:IC DAC 10BIT BUFF V-OUT SC70-6 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標準包裝:1 系列:- 設置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應商設備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND