- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362093 > AD558JD (ANALOG DEVICES INC) DACPORT Low Cost, Complete uP-Compatible 8-Bit DAC PDF資料下載
參數(shù)資料
| 型號： | AD558JD |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | DACPORT Low Cost, Complete uP-Compatible 8-Bit DAC |
| 中文描述： | PARALLEL, 8 BITS INPUT LOADING, 0.8 us SETTLING TIME, 8-BIT DAC, CDIP16 |
| 封裝： | HERMETIC SEALED, CERAMIC, TO-116, DIP-16 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大?。?/td> | 334K |
| 代理商： | AD558JD |
Applications–AD558
REV. A
–5–
The only consideration in selecting a supply voltage is that, in
order to be able to use the 0 V to 10 V output range, the power
supply voltage must be between +11.4 V and +16.5 V. If, how-
ever, the 0 V to 2.56 V range is to be used, power consumption
will be minimized by utilizing the lowest available supply voltage
(above +4.5 V).
TIMING AND CONTROL
The AD558 has data input latches that simplify interface to 8-
and 16-bit data buses. These latches are controlled by Chip
Enable (
CE
) and Chip Select (
CS
) inputs.
CE
and
CS
are inter-
nally “NORed” so that the latches transmit input data to the
DAC section when both
CE
and
CS
are at Logic “0”. If the ap-
plication does not involve a data bus, a “00” condition allows
for direct operation of the DAC. When either
CE
or
CS
go to
Logic “1”, the input data is latched into the registers and held
until both
CE
and
CS
return to “0”. (Unused
CE
or
CS
inputs
should be tied to ground.) The truth table is given in Table I.
The logic function is also shown in Figure 6.
Table I. AD558 Control Logic Truth Table
Latch
Condition
Input Data
CE
CS
DAC Data
0
1
0
1
0
1
X
X
0
0
g
g
0
0
1
X
0
0
0
0
g
g
X
1
0
1
0
1
0
1
Previous Data
Previous Data
“Transparent”
“Transparent”
Latching
Latching
Latching
Latching
Latched
Latched
NOTES
X = Does not matter.
g
= Logic Threshold at Positive-Going Transition.
Figure 6. AD558 Control Logic Function
In a level-triggered latch such as that in the AD558 there is an
interaction between data setup and hold times and the width of
the enable pulse. In an effort to reduce the time required to test
all possible combinations in production, the AD558 is tested
with t
DS
= t
W
= 200 ns at 25
°
C and 270 ns at T
MIN
and T
MAX
,
with t
DH
= 10 ns at all temperatures. Failure to comply with
these specifications may result in data not being latched properly.
Figure 7 shows the timing for the data and control signals;
CE
and
CS
are identical in timing as well as in function.
OUTPUT
AMP
16
15
14
13
GND
V
OUT
14k
2k
40k
500
604
Figure 4. 10.24 V Full-Scale Connection
NOTE: Decreasing the scale by putting a resistor in series with GND
will not work properly due to the code-dependent currents in GND.
Adjusting offset by injecting dc at GND is not recommended for the
same reason.
GROUNDING AND BYPASSING*
All precision converter products require careful application of
good grounding practices to maintain full rated performance.
Because the AD558 is intended for application in microcom-
puter systems where digital noise is prevalent, special care must
be taken to assure that its inherent precision is realized.
The AD558 has two ground (common) pins; this minimizes
ground drops and noise in the analog signal path. Figure 5
shows how the ground connections should be made.
OUTPUT
AMP
16
15
14
13
GND
V
OUT
SELECT
V
OUT
SENSE
V
OUT
12
11
(SEE NEXT
PAGE)
R
L
GND
TO SYSTEM GND
TO SYSTEM GND
(SEE TEXT)
0.1
μ
F
TO SYSTEM V
CC
+V
CC
Figure 5. Recommended Grounding and Bypassing
It is often advisable to maintain separate analog and digital
grounds throughout a complete system, tying them common in
one place only. If the common tie-point is remote and acciden-
tal disconnection of that one common tie-point occurs due to
card removal with power on, a large differential voltage between
the two commons could develop. To protect devices that inter-
face to both digital and analog parts of the system, such as the
AD558, it is recommended that common ground tie-points
should be provided at
each
such device. If only one system
ground can be connected directly to the AD558, it is recom-
mended that analog common be selected.
POWER SUPPLY CONSIDERATIONS
The AD558 is designed to operate from a single positive power
supply voltage. Specified performance is achieved for any supply
voltage between +4.5 V and +16.5 V. This makes the AD558
ideal for battery-operated, portable, automotive or digital main-
frame applications.
*For additional insight, “An IC Amplifier Users’ Guide to Decoupling,
Grounding and Making Things Go Right For A change,” is available
at no charge from any Analog Devices Sales Office.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD558JN | DACPORT Low Cost, Complete uP-Compatible 8-Bit DAC |
| AD558JP | DACPORT Low Cost, Complete uP-Compatible 8-Bit DAC |
| AD558J | DACPORT Low Cost, Complete uP-Compatible 8-Bit DAC |
| AD558K | DACPORT Low Cost, Complete uP-Compatible 8-Bit DAC |
| AD558KN | DACPORT Low Cost, Complete uP-Compatible 8-Bit DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD558JN | 功能描述:IC DAC 8BIT V-OUT 16-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD558JN/+ | 制造商:Analog Devices 功能描述:DAC 1CH R-2R 8BIT 16PDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:IC, MONO 8-BIT D/A CONVER - Bulk |
| AD558JNZ | 功能描述:IC DAC 8BIT V-OUT 16-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD558JP | 功能描述:IC DAC 8BIT 5-15V IN MONO 20PLCC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD558JP-REEL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。