參數(shù)資料
型號: AD5570ARS-REEL
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
中文描述: SERIAL INPUT LOADING, 12 us SETTLING TIME, 16-BIT DAC, PDSO16
封裝: PLASTIC, MO-150AC, SSOP-16
文件頁數(shù): 18/24頁
文件大小: 963K
代理商: AD5570ARS-REEL
AD5570
SERIAL DATA OUTPUT (SDO)
The serial data output (SDO) is the internal shift register’s
output. For the AD5570, SDO is an internal pull-down only; an
external pull-up resistor of ~5 k to external logic high is
required. SDO pull-down is disabled when the device is in
power-down, thus saving current.
Rev. 0 | Page 18 of 24
68HC11*
MISO
SYNC
SDIN
SCLK
MOSI
SCK
PC7
PC6
LDAC
SDO
SYNC
SCLK
LDAC
SDO
SYNC
SCLK
LDAC
SDO
SDIN
SDIN
*ADDITIONAL PINS OMITTED FOR CLARITY
AD5570*
AD5570*
AD5570*
V
LOGIC
R
R
R
0
The availability of SDO allows any number of AD5570s to be
daisy-chained together. It also allows for the contents of the
DAC register, or any number of DACs daisy-chained together,
to be read back for diagnostic purposes.
Daisy Chaining
This mode of operation is designed for multi-DAC systems,
where several AD5570s may be connected in cascade as shown
in Figure 37. This is done by connecting the control inputs in
parallel and then daisy chaining the SDIN and SDO I/Os of
each device. An external pull-up resistor of ~5 k on SDO is
required when using the part in daisy-chain mode.
As before, when SYNC goes low, serial data on SDIN is shifted
into the input shift register on the falling edge of SCLK. If more
than 16 clock pulses are applied, the data ripples out of the shift
resister and appears on the SDO line. By connecting this line to
the SDIN input on the next AD5570 in the chain, a multi-DAC
interface may be constructed.
Figure 37. Daisy Chaining Using the AD5570
One data transfer cycle of 16 SCLK pulses is required for each
DAC in the system. Therefore, the total number of clock cycles
must equal 16 N, where N is the total number of devices in the
chain. The first data transfer cycle written into the chain
appears at the last DAC in the system on the final data transfer
cycle.
Readback
The AD5570 allows the data contained in the DAC register to
be read back, if required. As with daisy chaining, an external
pull-up resistor of ~5 k on SDO is required. The data in the
DAC register is available on SDO on the falling edges of SCLK
when SYNC is low. On the sixteenth SCLK edge, SDO is
updated to repeat SDIN with a delay of 16 clock cycles.
When the serial transfer to all devices is complete, SYNC should
be taken high. This prevents any further data from being
clocked into the devices.
To read back the contents of the DAC register without writing
to the part, SYNC should be taken low while LDAC is held high.
A continuous SCLK source may be used, if it can be arranged
that SYNC is held low for the correct number of clock cycles.
Alternatively, a burst clock containing the exact number of
clock cycles may be used and SYNC taken high some time later.
The outputs of all the DACs in the system can be updated
simultaneously using the LDAC signal.
Daisy-chaining readback is also possible through the SDO pin
of the last device in the DAC chain, because the DAC data
passes through the DAC chain with the appropriate latency.
相關PDF資料
PDF描述
AD5570ARS-REEL7 True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
AD5570BRS True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
AD5570BRS-REEL True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
AD5570BRS-REEL7 True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
AD5570 True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
相關代理商/技術參數(shù)
參數(shù)描述
AD5570ARS-REEL7 功能描述:IC DAC 16BIT SRL IN/VOUT 16-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:2,400 系列:- 設置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應商設備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率(每秒):*
AD5570ARSZ 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:1 系列:- 設置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應商設備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5570ARSZ-REEL 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5570ARSZ-REEL7 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5570BRS 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*