- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373882 > AD5570ARS-REEL7 (ANALOG DEVICES INC) True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5570ARS-REEL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC |
| 中文描述： | SERIAL INPUT LOADING, 12 us SETTLING TIME, 16-BIT DAC, PDSO16 |
| 封裝： | PLASTIC, MO-150AC, SSOP-16 |
| 文件頁數(shù)： | 17/24頁 |
| 文件大小： | 963K |
| 代理商： | AD5570ARS-REEL7 |
AD5570
Asynchronous LDAC:
In this mode, LDAC is high while data is
being clocked in. The DAC output is updated by taking LDAC
low any time after SYNC has been taken high. The update now
occurs on the falling edge of LDAC.
Rev. 0 | Page 17 of 24
Figure 36 shows a simplified block diagram of the input loading
circuitry.
V
OUT
DAC
REGISTER
INPUT SHIFT
REGISTER
OUTPUT
I/V AMPLIFIER
LDAC
SDO
SDIN
16-BIT
DAC
V
REFIN
SYNC
0
Figure 36. Simplified Serial Interface Showing Input Loading Circuitry
TRANSFER FUNCTION
Table 6 shows the ideal input code to output voltage relationship
for the AD5570.
Table 6. Binary Code Table
Digital Input
MSB
LSB
1111
1111
1111
1111
1000
0000
0000
0001
1000
0000
0000
0000
0111
1111
1111
1111
0000
0000
0000
0000
Analog Output
V
OUT
+2 V
REF
× (32,767/32,768)
+2 V
REF
× (1/32,768)
0 V
2 V
REF
× (1/32,768)
2 V
REF
The output voltage expression is given by
]
65536
/
[
4
2
D
V
V
V
REFIN
REFIN
OUT
×
+
=
where:
D
is the decimal equivalent of the code loaded to the DAC.
V
REFIN
is the reference voltage available at the REFIN pin.
CLEAR (CLR)
CLR is an active low digital input that allows the output to be
cleared to 0 V. When the CLR signal is brought back high, the
output stays at 0 V until LDAC is brought low. The relationship
between LDAC and CLR is explained further in Table 7.
Table 7. Relationships among PD, CLR, and LDAC
PD
CLR
LDAC
Comments
0
x
x
PD has priority over LDAC and CLR. The
output remains at 0 V through an internal
20 k resistor. It is still possible to address
both the input register and DAC register
when the AD5570 is in power-down.
1
0
0
Data is written to the input register and
DAC register. CLR has higher priority over
LDAC; therefore, the output is at 0 V.
1
0
1
Data is written to the input register only.
The output is at 0 V and remains at 0 V,
when CLR is taken back high.
1
1
0
Data is written to the input register and
the DAC register. The output is driven to
the DAC level.
1
1
1
Data is written to the input register only.
The output of the DAC register is
unchanged.
POWER-DOWN (PD)
The power-down pin allows the user to place the AD5570 into a
power-down mode. When in this mode, power consumption is
at a minimum; the device consumes only 16 μA typically.
POWER-ON RESET
The AD5570 contains a power-on reset circuit that controls the
output during power-up and power-down. This is useful in
applications where the known state of the output of the DAC
during power-up is important. On power-up and power-down,
the output of the DAC, V
OUT
, is held at AGND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5570BRS | True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC |
| AD5570BRS-REEL | True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC |
| AD5570BRS-REEL7 | True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC |
| AD5570 | True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC |
| AD5570ARS | True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5570ARSZ | 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5570ARSZ-REEL | 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5570ARSZ-REEL7 | 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5570BRS | 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5570BRS-REEL | 功能描述:IC DAC 16BIT SERIAL IN 16SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。