參數(shù)資料
型號(hào): AD5545CRUZ
廠商: Analog Devices Inc
文件頁數(shù): 3/24頁
文件大小: 0K
描述: IC DAC 16BIT SER DUAL 16TSSOP
標(biāo)準(zhǔn)包裝: 1
設(shè)置時(shí)間: 500ns
位數(shù): 16
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 2
電壓電源: 單電源
功率耗散(最大): 55µW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 16-TSSOP
包裝: 管件
輸出數(shù)目和類型: 2 電流,單極;2 電流,雙極
采樣率(每秒): 2M
產(chǎn)品目錄頁面: 783 (CN2011-ZH PDF)
Data Sheet
AD5545/AD5555
Rev. G | Page 11 of 24
Table 7. AD5545 Control Logic Truth Table1, 2
CS
CLK
LDAC
RS
MSB
Serial Shift Register Function
Input Register Function
DAC Register
H
X
H
X
No effect
Latched
L
H
X
No effect
Latched
L
+
H
X
Shift register data advanced one bit
Latched
L
H
X
No effect
Latched
+
L
H
X
No effect
Selected DAC updated
with current SR current
Latched
H
X
L
H
X
No effect
Latched
Transparent
H
X
H
X
No effect
Latched
H
X
+
H
X
No effect
Latched
H
X
H
L
0
No effect
Latched data = 0x0000
H
X
H
L
H
No effect
Latched data = 0x8000
1 SR = shift register,
+ = positive logic transition, and X = don’t care.
2 At power-on, both the input register and the DAC register are loaded with all 0s.
Table 8. AD5555 Control Logic Truth Table1, 2
CS
CLK
LDAC
RS
MSB
Serial Shift Register Function
Input Register Function
DAC Register
H
X
H
X
No effect
Latched
L
H
X
No effect
Latched
L
+
H
X
Shift register data advanced one bit
Latched
L
H
X
No effect
Latched
+
L
H
X
No effect
Selected DAC updated
with current SR current
Latched
H
X
L
H
X
No effect
Latched
Transparent
H
X
H
X
No effect
Latched
H
X
+
H
X
No effect
Latched
H
X
H
L
0
No effect
Latched data = 0x0000
H
X
H
L
H
No effect
Latched data = 0x2000
1 SR = shift register,
+ = positive logic transition, and X = don’t care.
2 At power-on, both the input register and the DAC register are loaded with all 0s.
POWER-UP SEQUENCE
It is recommended to power-up VDD and ground prior to any
reference voltages. The ideal power-up sequence is AGNDx,
DGND, VDD, VREFx, and digital inputs. A noncompliance
power-up sequence can elevate reference current, but the device
will resume normal operation once VDD is powered.
LAYOUT AND POWER SUPPLY BYPASSING
It is a good practice to employ compact, minimum lead length
layout design. The input leads should be as direct as possible
with a minimum conductor length. Ground paths should have
low resistance and low inductance.
Similarly, it is also good practice to bypass the power supplies
with quality capacitors for optimum stability. Supply leads to
the device should be bypassed with 0.01 μF to 0.1 μF disc or
chip ceramic capacitors. Low ESR 1 μF to 10 μF tantalum or
electrolytic capacitors should also be applied at VDD to minimize
any transient disturbance and to filter any low frequency ripple
(see Figure 20). Users should not apply switching regulators for
VDD due to the power supply rejection ratio degradation over
frequency.
AD5545/
AD5555
VDD
AGNDX
DGND
02918- 0- 008
C1
+
C2
10
F
0.1
F
Figure 20. Power Supply Bypassing and Grounding Connection
GROUNDING
The DGND and AGNDx pins of the AD5545/AD5555 refer to the
digital and analog ground references. To minimize the digital
ground bounce, the DGND terminal should be joined remotely
at a single point to the analog ground plane (see Figure 20).
相關(guān)PDF資料
PDF描述
VI-BTZ-MY-F4 CONVERTER MOD DC/DC 2V 20W
MS3451W32-6PX CONN RCPT 23POS CBL MNT W/PINS
VI-BTZ-MY-F3 CONVERTER MOD DC/DC 2V 20W
VI-BTZ-MY-F2 CONVERTER MOD DC/DC 2V 20W
AD5582YRVZ IC DAC 12BIT QUAD VOUT 48-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5545CRUZ-REEL7 功能描述:IC DAC 16BIT SRL DUAL 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5546 制造商:AD 制造商全稱:Analog Devices 功能描述:Current Output, Parallel Input, 16-/14-Bit Multiplying DACs with 4-Quadrant Resistors
AD5546BRU 功能描述:IC DAC 16BIT PARALL IN 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5546BRU-REEL7 功能描述:IC DAC 16BIT PAR IN 28-TSSOP TR RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5546BRUZ 功能描述:IC DAC 16BIT PARALL IN 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)