參數(shù)資料
型號: AD5545
廠商: Analog Devices, Inc.
英文描述: Dual, Current-Output, Serial-Input, 16-/14-Bit DAC
中文描述: 雙通道,電流輸出,串行輸入,16-/14-Bit援
文件頁數(shù): 12/16頁
文件大小: 1419K
代理商: AD5545
AD5545/AD5555
Table 8 shows that each DAC A and DAC B can be individually
loaded with a new data value. In addition, a common new data
value can be loaded into both DACs simultaneously by setting Bit
A1 = A0 = high. This command enables the parallel combination
of both DACs, with I
OUT
A and I
OUT
B tied together, to act as one
DAC with significant improved noise performance.
ESD Protection Circuits
All logic input pins contain back-biased ESD protection Zeners
connected to digital ground (DGND) and V
DD
as shown in
Figure 18.
Rev. 0 | Page 12 of 16
LAYOUT AND POWER SUPPLY BYPASSING
It is a good practice to employ compact, minimum lead length
layout design. The input leads should be as direct as possible
with a minimum conductor length. Ground paths should have
low resistance and low inductance.
Similarly, it is also good practice to bypass the power supplies
with quality capacitors for optimum stability. Supply leads to the
device should be bypassed with 0.01 μF to 0.1 μF disc or chip
ceramic capacitors. Low ESR 1 μF to 10 μF tantalum or electro-
lytic capacitors should also be applied at V
DD
to minimize any
transient disturbance and to filter any low frequency ripple
(see Figure 19). Users should not apply switching regulators for
V
DD
due to the power supply rejection ratio degradation over
frequency.
V
DD
02918-0-007
5k
DGND
DIGITAL
INPUTS
AD5545/
AD5555
V
DD
V
DD
A
GND
X
DGND
02918-0-008
C1
+
C2
10
μ
F
0.1
μ
F
Figure 18. Equivalent ESD Protection Circuits
POWER-UP SEQUENCE
It is recommended to power-up V
DD
and ground prior to any
reference voltages. The ideal power-up sequence is A
GND
X,
DGND, V
DD
, V
REF
X, and digital inputs. A noncompliance power-
up sequence can elevate reference current, but the device will
resume normal operation once V
DD
is powered.
Figure 19. Power Supply Bypassing and Grounding Connection
GROUNDING
The DGND and A
GND
X pins of the AD5545/AD5555 refer to the
digital and analog ground references. To minimize the digital
ground bounce, the DGND terminal should be joined remotely
at a single point to the analog ground plane (see Figure 19).
相關(guān)PDF資料
PDF描述
AD5545BRU-REEL7 Dual, Current-Output, Serial-Input, 16-/14-Bit DAC
AD5555 Dual, Current-Output, Serial-Input, 16-/14-Bit DAC
AD5570WRS True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
AD5570WRS-REEL True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
AD5570WRS-REEL7 True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5545BRU 功能描述:IC DAC 16BIT DUAL SRL IN 16TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率(每秒):*
AD5545BRU-REEL7 制造商:Analog Devices 功能描述:DAC 2-CH R-2R/Current Steering 16-bit 16-Pin TSSOP T/R
AD5545BRUZ 功能描述:IC DAC 16BIT DUAL SRL IN 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
AD5545BRUZ 制造商:Analog Devices 功能描述:IC, DAC, 16BIT, 2MSPS, TSSOP-16
AD5545BRUZ-REEL7 功能描述:IC DAC 16BIT DUAL SRL IN 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*