- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373882 > AD5541LR (ANALOG DEVICES INC) 5 V, Serial-Input Voltage-Output, 16-Bit DACs PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5541LR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
| 中文描述： | SERIAL INPUT LOADING, 1 us SETTLING TIME, 16-BIT DAC, PDSO8 |
| 封裝： | MS-012AA, SOIC-8 |
| 文件頁數(shù)： | 10/12頁 |
| 文件大?。?/td> | 186K |
| 代理商： | AD5541LR |
AD5541/AD5542
–10–
REV. A
The AD5542 has an
LDAC
function that allows the DAC latch
to be updated asynchronously by bringing
LDAC
low after
CS
goes high.
LDAC
should be maintained high while data is written
to the shift register. Alternatively,
LDAC
may be tied permanently
low to update the DAC synchronously. With
LDAC
tied perma-
nently low, the rising edge of
CS
will load the data to the DAC.
Unipolar Output Operation
These DACs are capable of driving unbuffered loads of 60 k
.
Unbuffered operation results in low-supply current, typically
300
μ
A, and a low-offset error. The AD5541 provides a unipolar
output swing ranging from 0 V to V
REF
. The AD5542 can be
configured to output both unipolar and bipolar voltages. Figure
19 shows a typical unipolar output voltage circuit. The code
table for this mode of operation is shown in Table I.
AD5541/AD5542
AD820/
OP196
DGND
* AD5542 ONLY
V
DD
CS
REFS*
REF(REFF*)
OUT
SCLK
DIN
AGND
+5V
+2.5V
EXTERNAL
OP AMP
UNIPOLAR
OUTPUT
10
m
F
0.1
m
F
LDAC
*
0.1
m
F
SERIAL
INTERFACE
Figure 19. Unipolar Output
Table I. Unipolar Code Table
DAC Latch Contents
MSB
LSB
Analog Output
V
REF
×
(65,535/65,536)
V
REF
×
(32,768/65,536) = 1/2 V
REF
V
REF
×
(1/65,536)
0 V
1111 1111 1111 1111
1000 0000 0000 0000
0000 0000 0000 0001
0000 0000 0000 0000
Assuming a perfect reference, the worst case output voltage may
be calculated from the following equation.
Unipolar Mode Worst-Case Output
V
D
2
16
V
(
V
V
INL
OUT UNI
–
REF
GE
ZSE
)
=
×
+
+
+
where
V
OUT–UNI
= Unipolar Mode Worst-Case Output
D
= Code Loaded to DAC
V
REF
= Reference Voltage Applied to Part
V
GE
= Gain Error in Volts
V
ZSE
= Zero Scale Error in Volts
INL
= Integral Nonlinearity in Volts
Bipolar Output Operation
With the aid of an external op amp, the AD5542 may be config-
ured to provide a bipolar voltage output. A typical circuit of
such operation is shown in Figure 20. The matched bipolar off-
set resistors R
FB
and R
INV
are connected to an external op amp to
achieve this bipolar output swing, typically R
FB
= R
INV
= 28 k
.
Table II shows the transfer function for this output operating
mode. Also provided on the AD5542 are a set of Kelvin connec-
tions to the analog ground inputs.
AD5541/AD5542
DGND
V
DD
CS
REFS
REFF
OUT
SCLK
LDAC
DIN
+5V
+2.5V
EXTERNAL
OP AMP
BIPOLAR
OUTPUT
10
m
F
SERIAL
INTERFACE
0.1
m
F
0.1
m
F
INV
R
INV
+5V
–5V
R
FB
RFB
AGNDS
AGNDF
Figure 20. Bipolar Output (AD5542 Only)
Table II. Bipolar Code Table
DAC Latch Contents
MSB
LSB
Analog Output
+V
REF
×
(32,767/32,768)
+V
REF
×
(1/32,768)
0 V
–V
REF
×
(1/32,768)
–V
REF
×
(32,768/32,768) = –V
REF
1111 1111 1111 1111
1000 0000 0000 0001
1000 0000 0000 0000
0111 1111 1111 1111
0000 0000 0000 0000
Assuming a perfect reference, the worst-case bipolar output
voltage may be calculated from the following equation.
Bipolar Mode Worst-Case Output
(
1
V
V
V
RD
V
RD
RD A
OUT BIP
OUT UNI
–
OS
REF
–
–
/
=
+
)
(
+
(
)
+
(
)
[
]
+
+
2
1
2
where
V
OS
= External Op Amp Input Offset Voltage
RD
= R
FB
and R
IN
Resistor Matching Error
A
= Op Amp Open-Loop Gain
Output Amplifier Selection
For bipolar mode, a precision amplifier should be used, supplied
from a dual power supply. This will provide the
±
V
REF
output.
In a single-supply application, selection of a suitable op amp
may be more difficult as the output swing of the amplifier does
not usually include the negative rail, in this case AGND. This
can result in some degradation of the specified performance
unless the application does not use codes near zero.
The selected op amp needs to have very low-offset voltage, (the
DAC LSB is 38
μ
V with a 2.5 V reference), to eliminate the
need for output offset trims. Input bias current should also be
very low as the bias current multiplied by the DAC output
impedance (approximately 6K) will add to the zero code error.
Rail-to-rail input and output performance is required. For fast
settling, the slew rate of the op amp should not impede the
settling time of the DAC. Output impedance of the DAC is
constant and code-independent, but in order to minimize gain
errors, the input impedance of the output amplifier should be
as high as possible. The amplifier should also have a 3 dB band-
width of 1 MHz or greater. The amplifier adds another time
constant to the system, hence increasing the settling time of the
output. A higher 3 dB amplifier bandwidth results in a shorter
effective settling time of the combined DAC and amplifier.
Force Sense Amplifier Selection
These amplifiers will be single-supply, low-noise amplifiers. A
low-output impedance at high frequencies is preferred as they
need to be able to handle dynamic currents of up to
±
20 mA.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5542AR | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
| AD5542JR | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
| AD5541BR | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
| AD5541CR | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
| AD5542 | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5541LR-REEL7 | 功能描述:IC DAC 16BIT SERIAL-IN 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5541LRZ | 功能描述:IC DAC 16BIT SERIAL IN 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD5541LRZ-REEL7 | 功能描述:IC DAC 16BIT SRL IN/VOUT 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5541XRZ | 制造商:Analog Devices 功能描述: |
| AD5541XRZ-RL7 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。