參數(shù)資料
型號(hào): AD5532BBC-1
元件分類(lèi): 取樣保持放大器
英文描述: SAMPLE/TRACK-AND-HOLD AMPLIFIER|32-CHANNEL|CMOS|BGA|74PIN|PLASTIC
中文描述: 采樣/跟蹤和保持放大器| 32-CHANNEL |的CMOS | BGA封裝| 74PIN |塑料
文件頁(yè)數(shù): 4/16頁(yè)
文件大?。?/td> 569K
代理商: AD5532BBC-1
REV. A
–4–
AD5532B-1
B Version
2
Parameter
1
DAC AC CHARACTERISTICS
3
Output Voltage Settling Time
OFFS_IN Settling Time
Digital-to-Analog Glitch Impulse
Digital Crosstalk
Analog Crosstalk
Digital Feedthrough
Output Noise Spectral Density @ 1 kHz
Unit
Conditions/Comments
22
10
1
5
1
0.2
400
μ
s max
μ
s max
nV-s
typ
nV-s
typ
nV-s
typ
nV-s
typ
nV/
Hz
typ
500 pF, 5 k
Load Full-Scale Change
500 pF, 5 k
Load; 0 V to 3 V Step
1 LSB Change Around Major Carry
ISHA AC CHARACTERISTICS
Output Voltage Settling Time
3
Acquisition Time
AC Crosstalk
3
3
16
5
μ
s max
μ
s max
nV-s
typ
Outputs Unloaded
NOTES
1
See Terminology section.
2
B Version: Industrial temperature range –40
°
C to +85
°
C; typical at +25
°
C.
3
Guaranteed by design and characterization, not production tested.
Specifications subject to change
without notice.
TIMING CHARACTERISTICS
PARALLEL INTERFACE
Limit at T
MIN
, T
MAX
Parameter
1, 2
(B Version)
Unit
Conditions/Comments
t
1
t
2
t
3
t
4
t
5
t
6
0
0
50
50
20
7
ns min
ns min
ns min
ns min
ns min
ns min
CS
to
WR
Setup Time
CS
to
WR
Hold Time
CS
Pulsewidth Low
WR
Pulsewidth Low
A4–A0, CAL, OFFS_SEL to
WR
Setup Time
A4–A0, CAL, OFFS_SEL to
WR
Hold Time
NOTES
1
See Parallel Interface Timing Diagram.
2
Guaranteed by design and characterization, not production tested.
Specifications subject to change without notice.
SERIAL INTERFACE
Limit at T
MIN
, T
MAX
(B Version)
Parameter
1, 2
f
CLKIN3
t
1
t
2
t
3
t
4
t
5
t
6
t
7
t
84
t
94
t
10
t
t
11
Unit
Conditions/Comments
14
28
28
15
50
15
5
5
20
60
400
400
7
MHz max
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns max
ns max
ns min
ns min
ns min
SCLK Frequency
SCLK High Pulsewidth
SCLK Low Pulsewidth
SYNC
Falling Edge to SCLK Falling Edge Setup Time
SYNC
Low Time
D
IN
Setup Time
D
IN
Hold Time
SYNC
Falling Edge to SCLK Rising Edge Setup Time for Readback
SCLK Rising Edge to D
OUT
Valid
SCLK Falling Edge to D
OUT
High Impedance
10th SCLK Falling Edge to
SYNC
Falling Edge for Readback
24th SCLK Falling Edge to
SYNC
Falling Edge for DAC Mode Write
SCLK Falling Edge to
SYNC
Falling Edge for Readback
NOTES
1
See Serial Interface Timing Diagrams.
2
Guaranteed by design and characterization, not production tested.
3
In ISHA mode the maximum SCLK frequency is 20 MHz and the minimum pulsewidth is 20 ns.
4
These numbers are measured with the load circuit of Figure 2.
5
SYNC
should be taken low while SCLK is low for readback.
Specifications subject to change without notice.
AD5532B
AC CHARACTERISTICS
(V
DD
= +8 V to +16.5 V, V
SS
= –4.75 V to –16.5 V; AV
CC
= +4.75 V to +5.25 V; DV
CC
= +2.7 V to +5.25 V;
AGND = DGND = DAC_GND = 0 V; REF_IN = 3 V; OFF_IN = OV; All specifications T
MIN
to T
MAX
, unless otherwise noted.)
相關(guān)PDF資料
PDF描述
AD5539 Ultrahigh Frequency Operational Amplifier(487.53 k)
AD5539JN Voltage-Feedback Operational Amplifier
AD5539JQ Voltage-Feedback Operational Amplifier
AD5539SQ Voltage-Feedback Operational Amplifier
AD5564B Industrial Control IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5532BBCZ-1 功能描述:IC DAC 14BIT 32CH BIPO 74-CSPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類(lèi)型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱(chēng):MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5532HS 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:32-Channel 14-Bit DAC with High-Speed 3-Wire Serial Interface
AD5532HSABC 功能描述:IC DAC 14BIT 32CH 74-CSPBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓,單極 采樣率(每秒):*
AD5532HSABCZ 功能描述:IC DAC 14BIT 32CH HS 74-CSPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓,單極 采樣率(每秒):*
AD5533 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:32-Channel Infinite Sample-and-Hold