- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3775 > PCA9506DGG,512 (NXP Semiconductors)IC I/O EXPANDER I2C 40B 56TSSOP PDF資料下載
參數(shù)資料
| 型號： | PCA9506DGG,512 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 10/34頁 |
| 文件大小： | 0K |
| 描述： | IC I/O EXPANDER I2C 40B 56TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | I²C Bus Fundamentals |
| 特色產(chǎn)品： | NXP - I2C Interface |
| 標(biāo)準(zhǔn)包裝： | 35 |
| 接口： | I²C |
| 輸入/輸出數(shù)： | 40 |
| 中斷輸出： | 是 |
| 頻率 - 時鐘： | 400kHz |
| 電源電壓： | 2.3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-TFSOP（0.240"，6.10mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 56-TSSOP |
| 包裝： | 管件 |
| 包括： | POR |
| 產(chǎn)品目錄頁面： | 824 (CN2011-ZH PDF) |
| 其它名稱： | 568-3354-5 935280798512 PCA9506DGG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
PCA
950
5_950
6
A
lli
n
for
m
at
ion
pr
ovi
ded
in
this
do
cum
ent
i
s
sub
jec
tto
leg
a
ld
is
c
la
im
er
s.
NXP
B.V
.
2010.
Al
lr
ig
h
ts
re
s
e
rv
ed.
Produ
ct
d
a
ta
sheet
Rev
.4
—
3
A
ugu
st
2
010
18
o
f34
N
X
P
Semi
conductor
s
PCA9505/06
40
-bit
I
2C-bus
I/O
port
with
RESET
,O
E
and
INT
If AI = 0, the same register is read during the whole sequence.
If AI = 1, the register value is incremented after each read. When the last register bank is read, it rolls over to the first byte of the category (see category definition in
The INT signal is released only when the last register containing an input that changed has been read. For example, when IO2_4 and IO4_7 change at the same time and
an Input Port register’s read sequence is initiated, starting with IP0, INT is released after IP4 is read (and not after IP2 is read).
Fig 14. Read from Input Port, Output Port, I/O Configuration, Polarity Inversion or Mask Interrupt registers
002aab499
0
1
0
slave address
R/W
S
START condition
SDA
A
acknowledge
from slave
1
0 D5 D4 D3 D2 D1 D0
command register
AI = 1
A
acknowledge from slave
A
P
STOP
condition
A
acknowledge from master
D[5:0] = 00 1000 for Output Port register bank 0
D[5:0] = 01 0000 for Polarity Inversion register bank 0
Sr
repeated START condition
0
1
0
1
slave address
R/W
A
acknowledge from slave
D[5:0] = 01 1000 for Configuration register bank 0
(cont.)
At this moment master-transmitter becomes master-receiver,
and slave-receiver becomes slave-transmitter.
DATA
data from register
first byte
register determined by D[5:0]
A
acknowledge from master
DATA
data from register
second byte
DATA
data from register
last byte
no acknowledge from master
D[5:0] = 00 0000 for Input Port register bank 0
D[5:0] = 10 0000 for Mask Interrupt register bank 0
A2 A1 A0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCA9505DGG,112 | IC I/O EXPANDER I2C 40B 56TSSOP |
| ATTINY13-20MUR | IC MCU AVR 1K FLASH 10MHZ 20MLF |
| 5-530520-1 | CONT.HIGH CURRENT L.P. |
| 5-583875-6 | TWIN LEAF CONTACT |
| ATTINY861A-SUR | MCU AVR 8KB FLASH 20MHZ 20SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD549LH | 制造商:Analog Devices 功能描述:OP AMP U-LOW BIAS TO-99-8 549 |
| AD549LH/+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-Feedback Operational Amplifier |
| AD549LHZ | 功能描述:IC OPAMP GP 1MHZ LP 20MA TO99-8 RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:Topgate™ 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
| AD549LHZ | 制造商:Analog Devices 功能描述:IC, OP-AMP, 1MHZ, 3V/ us, TO-99-8 |
| AD549S | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Input Bias Current Operational Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。