- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9015 > AD5450YUJZ-REEL7 (Analog Devices Inc)IC DAC 8BIT MULT 50MHZ TSOT23-8 PDF資料下載
參數(shù)資料
| 型號： | AD5450YUJZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 8BIT MULT 50MHZ TSOT23-8 |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 設(shè)計資源： | Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 8 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-8 薄型，TSOT-23-8 |
| 供應(yīng)商設(shè)備封裝： | TSOT-23-8 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸出數(shù)目和類型： | 1 電流，單極；1 電流，雙極 |
| 采樣率（每秒）： | 2.7M |
| 產(chǎn)品目錄頁面： | 782 (CN2011-ZH PDF) |
| 其它名稱： | AD5450YUJZ-REEL7DKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD5450/AD5451/AD5452/AD5453
Data Sheet
Rev. G | Page 16 of 28
GENERAL DESCRIPTION
DAC SECTION
current output DACs, respectively, consisting of a segmented
(4-bit) inverting R-2R ladder configuration. A simplified
diagram for the 12-bit AD5452 is shown in Figure 43.
2R
S1
2R
S2
2R
S3
2R
S12
2R
DAC DATA LATCHES
AND DRIVERS
R
RFB
IOUT1
VREF
04587-060
R
AGND
Figure 43. AD5452 Simplified Ladder
The feedback resistor, RFB, has a value of R. The value of R is
typically 9 k (with a minimum value of 7 k and a maximum
value of 11 k). If IOUT1 is kept at the same potential as GND, a
constant current flows in each ladder leg, regardless of digital
input code. Therefore, the input resistance presented at VREF is
always constant and nominally of value R. The DAC output
(IOUT1) is code-dependent, producing various resistances and
capacitances. When choosing the external amplifier, take into
account the variation in impedance generated by the DAC on
the amplifier’s inverting input node.
Access is provided to the VREF, RFB, and IOUT1 terminals of the
DAC, making the device extremely versatile and allowing it to be
configured in several operating modes; for example, it can provide
a unipolar output or can provide 4-quadrant multiplication in
bipolar mode. Note that a matching switch is used in series with
the internal RFB feedback resistor. If users attempt to measure
RFB, power must be applied to VDDto achieve continuity.
CIRCUIT OPERATION
Unipolar Mode
Using a single op amp, these devices can easily be configured to
provide a 2-quadrant multiplying operation or a unipolar output
voltage swing, as shown in Figure 44. When an output amplifier
is connected in unipolar mode, the output voltage is given by
REF
n
OUT
V
D
V
×
=
2
where:
D is the fractional representation of the digital word loaded to
the DAC.
D = 0 to 255 (8-bit AD5450).
= 0 to 1023 (10-bit AD5451).
= 0 to 4095 (12-bit AD5452).
= 0 to 16,383 (14-bit AD5453).
n is the number of bits.
Note that the output voltage polarity is opposite to the VREF
polarity for dc reference voltages.
04587-
009
RFB
IOUT1
GND
SCLK SDIN
VREF
R1
SYNC
AD5450/
AD5451/
AD5452/
AD5453
VDD
AGND
C1
A1
R2
VOUT = 0 TO –VREF
CONTROLLER
NOTES
1. R1 AND R2 USED ONLY IF GAIN ADJUSTMENT IS REQUIRED.
2. C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE REQUIRED
IF A1 IS A HIGH SPEED AMPLIFIER.
Figure 44. Unipolar Mode Operation
These DACs are designed to operate with either negative or
positive reference voltages. The VDD power pin is only used by
the internal digital logic to drive the on and off states of the
DAC switches.
These DACs are designed to accommodate ac reference input
signals in the range of 10 V to +10 V.
With a fixed 10 V reference, the circuit shown in Figure 44 gives
a unipolar 0 V to 10 V output voltage swing. When VIN is an ac
signal, the circuit performs 2-quadrant multiplication.
Table 5 shows the relationship between the digital code and
the expected output voltage for a unipolar operation using the
8-bit AD5450.
Table 5. Unipolar Code Table for the AD5450
Digital Input
Analog Output (V)
1111 1111
VREF (255/256)
1000 0000
VREF (128/256) = VREF/2
0000 0001
VREF (1/256)
0000 0000
VREF (0/256) = 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J7K-MZ-F3 | CONVERTER MOD DC/DC 40V 25W |
| ICS601R-25LFT | IC CLOCK MULTIPLIER 1:5 20-SSOP |
| ICS601G-21LFT | IC CLOCK MULTIPLIER 16-TSSOP |
| ICS525R-03ILFT | IC CLOCK USER CONFIG 28-SSOP |
| ICS843SDNAGLFT | IC GENERATOR FEMTOCLOCK 8TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5451 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| AD5451YUJ | 制造商:Analog Devices 功能描述:DAC 1CH R-2R 10-BIT 8PIN TSOT - Bulk |
| AD5451YUJ-REEL | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 8-Pin TSOT T/R |
| AD5451YUJ-REEL7 | 制造商:Analog Devices 功能描述:DAC 1-CH Segment 10-bit 8-Pin TSOT T/R 制造商:Rochester Electronics LLC 功能描述: |
| AD5451YUJZ | 制造商:Analog Devices 功能描述:IC,CMOS 10-bit DAC,AD5451YUJZ |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。