All input signals are specified with tr = tf = 1 ns (10% to 90% of V<" />
參數(shù)資料
型號: AD5425YRMZ
廠商: Analog Devices Inc
文件頁數(shù): 22/25頁
文件大?。?/td> 0K
描述: IC DAC 8BIT MULTIPLYING 10MSOP
產品培訓模塊: Data Converter Fundamentals
DAC Architectures
標準包裝: 50
設置時間: 15ns
位數(shù): 8
數(shù)據(jù)接口: 串行
轉換器數(shù)目: 1
電壓電源: 單電源
功率耗散(最大): 25µW
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 10-TFSOP,10-MSOP(0.118",3.00mm 寬)
供應商設備封裝: 10-MSOP
包裝: 管件
輸出數(shù)目和類型: 2 電流,單極;2 電流,雙極
采樣率(每秒): 9.5M
配用: EVAL-AD5425EBZ-ND - BOARD EVALUATION FOR AD5425
Data Sheet
AD5425
Rev. C | Page 5 of 24
TIMING CHARACTERISTICS
All input signals are specified with tr = tf = 1 ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. VDD =2.5 V to 5.5 V,
VREF = 10 V, IOUT2 = 0 V, temperature range for Y version: 40°C to +125°C ; all specifications TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter1
V
DD = 2.5 V to 5.5 V
Unit
Conditions/Comments
f
SCLK
50
MHz max
Maximum clock frequency
t
1
20
ns min
SCLK cycle time
t
2
8
ns min
SCLK high time
t
3
8
ns min
SCLK low time
13
ns min
SYNC falling edge to SCLK falling edge setup time
t
5
ns min
Data setup time
t
6
3
ns min
Data hold time
t
7
5
ns min
SYNC rising edge to SCLK falling edge
t
8
30
ns min
Minimum SYNC high time
t
9
0
ns min
SCLK falling edge to LDAC falling edge
t
10
12
ns min
LDAC pulse width
t
11
10
ns min
SCLK falling edge to LDAC rising edge
1 Guaranteed by design and characterization, not subject to production test.
2 Falling or rising edge as determined by control bits of serial word.
Figure 2. Timing Diagram
t8
SCLK
SYNC
DIN
LDAC2
LDAC1
DB7
t4
DB0
NOTES:
1 ASYNCHRONOUS LDAC UPDATE MODE.
2 SYNCHRONOUS LDAC UPDATE MODE.
t11
t10
t1
t9
t5
t6
t2
t3
t7
03161-002
相關PDF資料
PDF描述
MS27473E10F13SLC CONN HSG PLUG 13POS STRGHT SCKT
VI-B0F-MY-F2 CONVERTER MOD DC/DC 72V 50W
MS27499E8B35PLC CONN HSG RCPT 6POS BOX MT PIN
CS4334-DSZ IC DAC STER 24BIT 96KHZ 8-SOIC
MS27466T17B35A CONN HSG RCPT 55POS WALL MT PIN
相關代理商/技術參數(shù)
參數(shù)描述
AD5425YRMZ-REEL 功能描述:IC DAC 8BIT MULTIPLYING 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 設計資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標準包裝:10,000 系列:- 設置時間:- 位數(shù):12 數(shù)據(jù)接口:DSP,MICROWIRE?,QSPI?,串行,SPI? 轉換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型,TSOT-23-8 供應商設備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):2.7M
AD5425YRMZ-REEL7 功能描述:IC DAC 8BIT MULTIPLYING 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 設計資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標準包裝:10,000 系列:- 設置時間:- 位數(shù):12 數(shù)據(jù)接口:DSP,MICROWIRE?,QSPI?,串行,SPI? 轉換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型,TSOT-23-8 供應商設備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):2.7M
AD5426 制造商:AD 制造商全稱:Analog Devices 功能描述:8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
AD5426_13 制造商:AD 制造商全稱:Analog Devices 功能描述:8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
AD5426BRM 制造商:AD 制造商全稱:Analog Devices 功能描述:8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface