- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373879 > AD5424 (Analog Devices, Inc.) Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5424 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 串行DAC |
| 英文描述： | Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| 中文描述： | 雙8 - ，10 - 12位高帶寬倍增DAC的串行接口 |
| 文件頁數(shù)： | 5/32頁 |
| 文件大?。?/td> | 860K |
| 代理商： | AD5424 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD5429/AD5439/AD5449
TIMING CHARACTERISTICS
V
DD
= 2.5 V to 5.5 V, V
REF
= 5 V, I
OUT
2 = 0 V. All specifications T
MIN
to T
MAX
, unless otherwise noted.
Rev. 0 | Page 5 of 32
See Figure 2 and Figure 3. Temperature range for Y version is 40°C to +125°C. Guaranteed by design and characterization, not subject to
production test. All input signals are specified with tr = tf = ns (10% to 90% of V
DD
) and timed from a voltage level of (V
IL
+ V
IH
)/2.
Table 2.
Parameter
f
SCLK
t
1
t
2
t
3
t
4
t
5
t
6
t
7
t
8
t
9
t
10
t
11
t
122
1
Falling or rising edge as determined by the control bits of the serial word. Strong or weak SDO driver selected via the control register.
2
Daisy-chain and readback modes cannot operate at maximum clock frequency. SDO timing specifications are measured with a load circuit, as shown in Figure 4.
Limit at T
MIN
, T
MAX
50
20
8
8
13
5
4
5
30
0
12
10
25
60
Unit
MHz max
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
Conditions/Comments
1
Max clock frequency
SCLK cycle time
SCLK high time
SCLK low time
SYNC falling edge to SCLK falling edge setup time
Data setup time
Data hold time
SYNC rising edge to SCLK falling edge
Minimum SYNC high time
SCLK falling edge to LDAC falling edge
LDAC pulse width
SCLK falling edge to LDAC rising edge
SCLK active edge to SDO valid, strong SDO driver
SCLK active edge to SDO valid, weak SDO driver
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5426 | Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| AD5428 | Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| AD5429 | Dual 8-Bit High Bandwidth Multiplying DACs with Serial Interface |
| AD5429YRU | Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface |
| AD5429YRU-REEL | Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5424_1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-/10-/12-Bit, High Bandwidth Multiplying DACs with Parallel Interface |
| AD5424BRU | 制造商:Analog Devices 功能描述:DAC SGL R-2R 8BIT 16TSSOP - Bulk |
| AD5424YCP | 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 8-bit 20-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8-BIT IOUT DAC PARELLED INT/FACE I.C. - Bulk |
| AD5424YCP-REEL | 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 8-bit 20-Pin LFCSP EP T/R |
| AD5424YCP-REEL7 | 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 8-bit 20-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:8-BIT IOUT DAC PARELLED INT/FACE I.C. - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。