- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373879 > AD5392 (Analog Devices, Inc.) 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs PDF資料下載
參數(shù)資料
| 型號： | AD5392 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs |
| 中文描述： | 8-/16-Channel，3伏/ 5伏，串行輸入，單電源，12-/14-Bit電壓輸出DAC |
| 文件頁數(shù)： | 13/44頁 |
| 文件大?。?/td> | 1319K |
| 代理商： | AD5392 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD5390/AD5391/AD5392
TIMING CHARACTERISTICS: I
2
C SERIAL INTERFACE
Guaranteed by design and characterization, not production tested. DV
DD
= 2.7 V to 5.5 V; AV
DD
= 2.7 V to 5.5 V; AGND = DGND = 0 V.
All specifications T
MIN
to T
MAX
, unless otherwise noted.
Table 7.
Parameter
1
Limit at T
MIN
, T
MAX
Unit
Description
F
SCL
400
kHz max
SCL clock frequency
t
1
2.5
μs min
SCL cycle time
t
2
0.6
μs min
t
HIGH
, SCL high time
t
3
1.3
μs min
t
LOW
, SCL low time
t
4
0.6
μs min
t
HD
,
STA
, start/repeated start condition hold time
t
5
100
ns min
t
SU
,
DAT
, data setup time
t
62
0.9
μs max
t
HD
,
DAT
data hold time
0
μs min
t
HD
,
DAT
data hold time
t
7
0.6
μs min
t
SU
,
STA
setup time for repeated start
t
8
0.6
μs min
t
SU
,
STO
stop condition setup time
t
9
1.3
μs min
t
BUF
, bus free time between a stop and a start condition
t
10
300
ns max
t
F
, fall time of SDA when transmitting
0
ns min
t
R
, rise time of SCL and SDA when receiving (CMOS-compatible)
t
11
300
ns max
t
F
, fall time of SDA when transmitting
0
ns min
t
F
, fall time of SDA when receiving (CMOS-compatible)
300
ns max
t
F
, fall time of SCL and SDA when receiving
20 + 0.1 C
B
ns min
t
F
, fall time of SCL and SDA when transmitting
C
B3
400
pF max
Capacitive load for each bus line
Rev. A | Page 13 of 44
1
See F
2
A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the V
IH
MIN of the SCL signal)
to bridge the undefined region of SCL’s falling edge.
3
C
B
is the total capacitance of one bus line in pF; t
R
and t
F
measured between 0.3 DV
DD
and 0.7 DV
DD
.
.
igure 6
0
SCL
SDA
START
CONDITION
RSTART
CONDITION
CSTOP
t
9
t
3
t
10
t
11
t
4
t
4
t
6
t
2
t
5
t
7
t
8
t
1
Figure 6. I
2
C Interface Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5392BST-3 | 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs |
| AD5392BST-5 | 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs |
| AD5392BST-5-REEL | Quad 12-bit 125MSPS ADC with serialized LVDS output 64-VQFN -40 to 85 |
| AD5390BCP-3 | 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs |
| AD5391BCP-3 | 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5392BCP | 制造商:Analog Devices 功能描述:DAC OCTAL RES-STRING 14BIT 64LFCSP - Bulk |
| AD5392BCP-3 | 制造商:Rochester Electronics LLC 功能描述:8/16-CHANNEL, 14/12-BIT, 3V/5V VOLTAGE OUT DAC - Bulk 制造商:Analog Devices 功能描述: |
| AD5392BCP-3-REEL7 | 制造商:Analog Devices 功能描述:DAC 8-CH Resistor-String 14-bit 64-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:8-CHN 3V SINGLE SUPPLY 14-BIT VOUT I.C. - Tape and Reel |
| AD5392BCP-5 | 制造商:Analog Devices 功能描述:DAC 8-CH Resistor-String 14-bit 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:14BIT DAC 8CH 5V 5392 LFCSP-64 |
| AD5392BCP-5-REEL | 制造商:Analog Devices 功能描述:DAC 8-CH Resistor-String 14-bit 64-Pin LFCSP EP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。