- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10831 > AD538ADZ (Analog Devices Inc)IC REALTIME ACU UNIT 18-CDIP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD538ADZ |
| 廠(chǎng)商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 5/17頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC REALTIME ACU UNIT 18-CDIP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 功能： | 模擬計(jì)算裝置 |
| 位元/級(jí)數(shù)： | 單象限 |
| 封裝/外殼： | 18-CDIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 18-CDIP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 789 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
AD538
Rev. E | Page 12 of 16
TWO-QUADRANT DIVISION
The two-quadrant linear divider circuit illustrated in Figure 14
uses the same basic connections as the one-quadrant version.
However, in this circuit the numerator has been offset in the
positive direction by adding the denominator input voltage
to it. The offsetting scheme changes the divider’s transfer
function from
=
X
Z
O
V
10
to
(
)
+
=
+
=
+
=
X
Z
X
Z
X
Z
O
V
A
V
AV
V
10
A
10
1
V
10
V
10
where:
=
kΩ
25
kΩ
35
A
As long as the magnitude of the denominator input is equal
to or greater than the magnitude of the numerator input, the
circuit accepts bipolar numerator voltages. However, under
the conditions of a 0 V numerator input, the output would
incorrectly equal +14 V. The offset can be removed by connecting
the 10 V reference through Resistors R1 and R2 to the output
section’s summing Node I at Pin 9 thus providing a gain of 1.4
at the center of the trimming potentiometer. The potentiometer,
R2, adjusts out or corrects this offset, leaving the desired
transfer function of 10 V (VZ/VX).
25k
35k
R2
10k
R1
12.4k
25k
35k
100
25k
25k
ANTILOG
LOG
OUTPUT
ZERO
ADJUST
100
AD538
IY
A
D
IX
VX
C
IN4148
VY
8
1
17
16
15
14
13
12
11
10
2
3
4
5
6
7
8
9
LOG
RATIO
INTERNAL
VOLTAGE
REFERENCE
SIGNAL
GND
PWR
GND
IZ
VZ
VO
I
B
+10V
+2V
OUTPUT
VO = 10
FOR VX ≥ VZ
VZ
VX
10M
VOS
3.9M
1M
ADJ
68k
–1.2V
AD589
–VS
NUMERATOR
VZ
DENOMINATOR
VX
OPTIONAL
Z OFFSET TRIM
00959-
015
+15V
–15V
Figure 14. Two-Quadrant Division with 10 V Scaling
LOG RATIO OPERATION
Figure 15 shows the AD538 configured for computing the log
of the ratio of two input voltages (or currents). The output
signal from B is connected to the summing junction of the
output amplifier via two series resistors. The 90.9 Ω metal film
resistor effectively degrades the temperature coefficient of the
±3500 ppm/°C resistor to produce a 1.09 kΩ +3300 ppm/°C
equivalent value. In this configuration, the VY input must
be tied to some voltage less than zero (1.2 V in this case)
removing this input from the transfer function.
The 5 kΩ potentiometer controls the circuit’s scale factor
adjustment providing a +1 V per decade adjustment. The
output offset potentiometer should be set to provide a zero
output with VX = VZ = 1 V. The input VZ adjustment should
be set for an output of 3 V with VZ = l mV and VX = 1 V.
25k
1M
AD589
68k
5%
OPTIONAL
INPUT VOS
ADJUSTMENT
10M
–1.2V
–VS
25k
100
90.9
1%
1k
+3500
ppm/°C
25k
25k
ANTILOG
LOG
OUTPUT
100
48.7
AD538
IY
A
D
IX
VX
C
IN4148
VY
8
1
17
16
15
14
13
12
11
10
2
3
4
5
6
7
8
9
LOG
RATIO
INTERNAL
VOLTAGE
REFERENCE
SIGNAL
GND
PWR
GND
IZ
VZ
VO
I
+15V
–15V
B
+10V
+2V
00959-
016
OUTPUT
VX
INPUT
VZ
VX
5k
SCALE
FACTOR
ADJUST
OPTIONAL
OUTPUT VOS
ADJUSTMENT
2k
1%
+VS
–VS
10k
10M
VO = 1V LOG10
Figure 15. Log Ratio Circuit
The log ratio circuit shown achieves ±0.5% accuracy in the log
domain for input voltages within three decades of input range:
10 mV to 10 V. This error is not defined as a percent of full-
scale output, but as a percent of input. For example, using a
1 V/decade scale factor, a 1% error in the positive direction
at the input of the log ratio amplifier translates into a 4.3 mV
deviation from the ideal OUTPUT (that is, 1 V × log10 (1.01) =
4.3214 mV). An input error 1% in the negative direction is
slightly different, giving an output deviation of 4.3648 mV.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX7536JCWI+T | IC DAC 14BIT MPU COMP 28-SOIC |
| VE-B3K-MX-F4 | CONVERTER MOD DC/DC 40V 75W |
| AD534JDZ | IC MULTIPLIER PREC TRIM 14-CDIP |
| VE-B3K-MX-F3 | CONVERTER MOD DC/DC 40V 75W |
| AD632ADZ | IC MULTIPLIER MONO PREC 14-CDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD538BD | 功能描述:IC MULT/DIV REALTIME ACU 18-CDIP RoHS:否 類(lèi)別:集成電路 (IC) >> 線(xiàn)性 - 模擬乘法器，除法器 系列:- 標(biāo)準(zhǔn)包裝:25 系列:HA 功能:模擬乘法器 位元/級(jí)數(shù):四象限 封裝/外殼:16-CDIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-CDIP 側(cè)面銅焊 包裝:管件 |
| AD538BDZ | 功能描述:IC MULT/DIV REALTIME ACU 18-CDIP RoHS:是 類(lèi)別:集成電路 (IC) >> 線(xiàn)性 - 模擬乘法器，除法器 系列:- 標(biāo)準(zhǔn)包裝:25 系列:HA 功能:模擬乘法器 位元/級(jí)數(shù):四象限 封裝/外殼:16-CDIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-CDIP 側(cè)面銅焊 包裝:管件 |
| AD538SD | 功能描述:IC MULT/DIV REALTIME ACU 18-CDIP RoHS:否 類(lèi)別:集成電路 (IC) >> 線(xiàn)性 - 模擬乘法器，除法器 系列:- 標(biāo)準(zhǔn)包裝:25 系列:HA 功能:模擬乘法器 位元/級(jí)數(shù):四象限 封裝/外殼:16-CDIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-CDIP 側(cè)面銅焊 包裝:管件 |
| AD538SD/883B | 功能描述:增效器/分頻器 MULT/DIV ACU IC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Multiplier 邏輯系列: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-14 |
| AD5390BCP-3 | 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 14-bit 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8/16-CHANNEL, 14/12-BIT, 3V/5V VOLTAGE OUT DAC - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。