- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373878 > AD5381 (Analog Devices, Inc.) 40-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC PDF資料下載
參數(shù)資料
| 型號： | AD5381 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 40-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC |
| 中文描述： | 40通道，3伏/ 5 V，單電源，12位，電壓輸出DAC |
| 文件頁數(shù)： | 31/36頁 |
| 文件大?。?/td> | 1200K |
| 代理商： | AD5381 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁
AD5381
MICROPROCESSOR INTERFACING
Parallel Interface
The AD5381 can be interfaced to a variety of 16-bit microcon-
trollers or DSP processors. Figure 35 shows the AD5381 family
interfaced to a generic 16-bit microcontroller/DSP processor.
The lower address lines from the processor are connected to
A0–A5 on the AD5381. The upper address lines are decoded to
provide a CS, LDAC
s
ignal for the AD5381. The fast interface
timing of the AD5381 allows direct interface to a wide variety of
microcontrollers and DSPs, as shown in Figure 35.
AD5381 to MC68HC11
The serial peripheral interface (SPI) on the MC68HC11 is
configured for Master mode (MSTR = 1), Clock Polarity bit
(CPOL) = 0, and the Clock Phase bit (CPHA) = 1. The SPI is
configured by writing to the SPI control register (SPCR)—see
the 68HC11 User Manual. SCK of the 68HC11 drives the SCLK
of the AD5381, the MOSI output drives the serial data line (D
IN
)
of the AD5381, and the MISO input is driven from D
OUT
. The
SYNC signal is derived from a port line (PC7). When data is
Rev. A | Page 31 of 36
being transmitted to the AD5381, the SYNC line is taken low
(PC7). Data appearing on the MOSI output is valid on the
falling edge of SCK. Serial data from the 68HC11 is transmitted
in 8-bit bytes with only eight falling clock edges occurring in
the transmit cycle.
0
MC68HC11
AD5381
MISO
MOSI
SCK
PC7
SDO
DIN
SCLK
SYNC
SPI/I2C
RESET
SER/PAR
DV
DD
Figure 34. AD5381-to-MC68HC11 Interface
0
μ
CONTROLLER/
DSP PROCESSOR*
AD5381
ADDRESS
DECODE
UPPER BITS OF
ADDRESS BUS
DATA
BUS
A5
A4
A3
A2
A1
A0
D15
D0
R/W
A5
A4
A3
A2
A1
A0
WR
REG1
REG0
D11
D0
CS
LDAC
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 35. AD5381-to-Parallel Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5381BST-3 | 40-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC |
| AD5381BST-3-REEL | CONNECTOR ACCESSORY |
| AD5381BST-5 | 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC |
| AD5381BST-5-REEL | 40-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC |
| AD5382BST-3-REEL | CONNECTOR ACCESSORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ad5381bst-3 | 制造商:Rochester Electronics LLC 功能描述:32/40-CHANNEL 3V/5V SINGLE SUPPLY 12/14-BIT VOUT DAC - Bulk 制造商:Analog Devices 功能描述: |
| AD5381BST-3-REEL | 制造商:Analog Devices 功能描述:DAC 40-CH Resistor-String 12-bit 100-Pin LQFP T/R |
| AD5381BST-5 | 制造商:Analog Devices 功能描述:DAC 40-CH Resistor-String 12-bit 100-Pin LQFP |
| AD5381BST-5-REEL | 制造商:Analog Devices 功能描述:DAC 40-CH Resistor-String 12-bit 100-Pin LQFP T/R |
| AD5381BSTZ-3 | 功能描述:IC DAC 12BIT 40CHAN 3V 100LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 設置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復。