參數(shù)資料
型號: AD537
英文描述: Integrated Circuit Voltage-to-Frequency Converter(353.10 k)
中文描述: 集成電路電壓頻率轉換器(353.10十一)
文件頁數(shù): 7/8頁
文件大?。?/td> 353K
代理商: AD537
AD537
REV. B
–7–
SYNCHRONOUS OPERATION
The SYNC terminal at pin 2 of the DIP package can be used to
synchronize a free running AD537 to a master oscillator, either
at a multiple or a sub-multiple of the primary frequency. The
preferred connection is shown in Figure 10. The diodes are used
to produce the proper drive magnitude from high level signals.
The SYNC terminal can also be used to shut off the oscillator.
Shorting the terminal to +V
S
will stop the oscillator, and the
output will go high (output NPN off).
1
2
14
13
5
6
7
10
9
8
3
4
12
11
AD537
R
+V
S
C
T
f
OUT
V
IN
C
S
V
SYNC
1000pF
2
C
S
V
SYNC
1N4148
10k
NOTE: IF V
>2V p-p
USE THIS LIMITER
BUF
DRIVER
CURR-
TO-FREQ
CONV
PRECISION
VOLTAGE
REFERENCE
V
T
V
R
Figure 10. Connection for Synchronous Operation
Figure 11 shows the maximum pull-in range available at a given
signal level; the optimum signal is a 0.8 to 1.0 volt square wave;
signals below 0.1 volt will have no effect; signals above 2 volts
p-p will disable the oscillator. The AD537 can normally be syn-
chronized to a signal which forces it to a higher frequency up to
30% above the nominal free-running frequency, it can only be
brought down about 1–2%.
0.2
0.4
0.6
0.8
1.0
V
SYNC
SQUARE-WAVE INPUT VOLTS p-p
30%
20%
10%
FREQUENCY
LOCK-IN
RANGE
Figure 11. Maximum Frequency Lock-ln Range vs.
Sync. Signal
LINEAR PHASE LOCKED LOOP
The phase-locked-loop F/V circuit described earlier operates
from an essentially noise-free binary input. PLL’s are also used
to extract frequency information from a noisy analog signal. To
do this, the digital phase-comparator must be replaced by a lin-
ear multiplier. In the implementation shown in Figure 12, the
triangular waveform appearing across the timing capacitor is
used as one of the multiplier inputs; the signal provides the
other input. It can be shown that the mean value of the multi-
plier output is zero when the two signals are in quadrature. In
this condition, the ripple in the error signal is also quite small.
Thus, the voltage at Pin 5 is essentially zero, and the frequency
is determined primarily by the current in the timing resistor,
controlled either manually or by a control voltage.
1
2
14
13
5
6
7
10
9
8
3
4
12
11
AD537
CAP
0.01μF
OUTPUT
+V
S
V
OS
–V
S
SIGNAL
INPUT
±
12V PK
1
2
6
7
8
10
12
11
14
+15V
COM-
POSITE
ERROR
1V PK
±
–15V
10k
DEC/
SYN
FREQ
COINPUT
0 TO –10V
V
TEMP
V
REF
RECOVERED
FREQUENCY
3.9V
DRIVER
PRECISION
VOLTAGE
REFERENCE
-TO-
FREQ
BUF
LOGIC
GND
V
R
V
T
Figure 12. Linear Phase-Locked Loop
Noise on the input signal affects the loop operation only slightly;
it appears as noise in the timing current, but this is averaged out
by the timing capacitor. On the other hand, if the input fre-
quency changes there is a net error voltage at Pin 5 which acts
to bring the oscillator back into quadrature. Thus, the output at
Pin 14 is a noise-free square-wave having exactly the same fre-
quency as the input signal. The effectiveness of this circuit can
be judged from Figure 13 which shows the response to an input
of 1 V rms 1 kHz sinusoid plus 1 V rms Gaussian noise. The
positive supply to the AD537 is reduced by about 4 V in order
to keep the voltages at Pins 11 and 12 within the common-mode
range of the AD534.
Since this is also a first-order loop the circuit possesses a very
wide capture range. However, even better noise-integrating
properties can be achieved by adding a filter between the multi-
plier output and the VCO input. Details of suitable filter charac-
teristics can be found in the standard texts on the subject.
1V RMS SIGNAL
+1V RMS NOISE
OUTPUT
Figure 13. Performance of AD537 Linear Phase Locked
Loop
By connecting the multiplier output to the lower end of the tim-
ing resistor and moving the control input to Pin 5, a high resis-
tance frequency-control input is made available. However, due
to the reduced supply voltage, this input cannot exceed +6V.
TRANSDUCER INTERFACE
The AD537 was specifically designed to accept a broad range of
input signals, particularly small voltage signals, which may be
converted directly (unlike many V-F converters which require
signal preconditioning). The 1.00 V stable reference output is
also useful in interfacing situations, and the high input resis-
tance allows nonloading interfacing from a source of varying
resistance, such as the slider of a potentiometer.
相關PDF資料
PDF描述
AD537* Integrated Circuit Voltage-to-Frequency Converter
AD537JCHIPS Voltage-to-Frequency Converter
AD537KH Integrated Circuit Voltage-to-Frequency Converter
AD537KD Integrated Circuit Voltage-to-Frequency Converter
AD537SD Integrated Circuit Voltage-to-Frequency Converter
相關代理商/技術參數(shù)
參數(shù)描述
AD5370 制造商:AD 制造商全稱:Analog Devices 功能描述:40-Channel, 16-Bit, Serial Input, Voltage-Output DACs
AD5370BCPZ 功能描述:IC DAC 16BIT 40CH SERIAL 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:1 系列:- 設置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應商設備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5370BCPZ-REEL7 功能描述:IC DAC 16BIT 40CH SERIAL 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
AD5370BSTZ 功能描述:IC DAC 16BIT 40CH SERIAL 64-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*