參數(shù)資料
型號(hào)： AD5334BRUZ-REEL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 9/20頁(yè)
文件大?。?/td> 0K
描述： IC DAC 8BIT QUAD VOUT 24TSSOP
產(chǎn)品培訓(xùn)模塊： Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝： 1,000
設(shè)置時(shí)間： 6µs
位數(shù)： 8
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 4
電壓電源： 單電源
功率耗散（最大）： 4.5mW
工作溫度： -40°C ~ 105°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 24-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 24-TSSOP
包裝： 帶卷 (TR)
輸出數(shù)目和類(lèi)型： 4 電壓，單極；4 電壓，雙極
采樣率（每秒）： 167k
REV. 0
AD5334/AD5335/AD5336/AD5344
–17–
Decoding Multiple AD5334/AD5335/AD5336/AD5344
The
CS pin on these devices can be used in applications to decode
a number of DACs. In this application, all DACs in the system
receive the same data and
WR pulses, but only the CS to one of
the DACs will be active at any one time, so data will only be
written to the DAC whose
CS is low. If multiple AD5343s are
being used, a common HBEN line will also be required to
determine if the data is written to the high-byte or low-byte
register of the selected DAC.
The 74HC139 is used as a 2- to 4-line decoder to address any
of the DACs in the system. To prevent timing errors from oc-
curring, the enable input should be brought to its inactive state
while the coded address inputs are changing state. Figure 36 shows
a diagram of a typical setup for decoding multiple devices in a
system. Once data has been written sequentially to all DACs in
a system, all the DACs can be updated simultaneously using a
common
LDAC line. A common CLR line can also be used to
reset all DAC outputs to zero (except on the AD5344).
ENABLE
CODED
ADDRESS
1G
1A
1B
VDD
VCC
74HC139
DGND
1Y0
1Y1
1Y2
1Y3
A0
A1
HBEN
WR
LDAC
CLR
DATA
INPUTS
DATA
INPUTS
DATA
INPUTS
A1
A0
HBEN*
WR
LDAC
CLR
CS
DATA
INPUTS
DATA
BUS
*AD5335 ONLY
A1
A0
HBEN*
WR
LDAC
CLR
CS
A1
A0
HBEN*
WR
LDAC
CLR
CS
A1
A0
HBEN*
WR
LDAC
CLR
CS
AD5334/AD5335/
AD5336/AD5344
AD5334/AD5335/
AD5336/AD5344
AD5334/AD5335/
AD5336/AD5344
AD5334/AD5335/
AD5336/AD5344
Figure 36. Decoding Multiple DAC Devices
AD5334/AD5335/AD5336/AD5344 as a Digitally Programmable
Window Detector
A digitally programmable upper/lower limit detector using two
of the DACs in the AD5334/AD5335/AD5336/AD5344 is
shown in Figure 37.
Any pair of DACs in the device may be used, but for simplicity
the description will refer to DACs A and B.
Care must be taken to connect the correct reference inputs to
the reference source. The AD5334 and AD5335 have only two
reference inputs, VREFA/B for DACs A and B and VREFC/D for
DACs C and D. If DACs A and B are used (for example) then
only VREFA/B is needed. DACs C and D and VREFC/D may be
used for some other purpose. The AD5336 and AD5344 have
separate reference inputs for each DAC.
The upper and lower limits for the test are loaded to DACs A
and B which, in turn, set the limits on the CMP04. If a signal at
the VIN input is not within the programmed window, an LED
will indicate the fail condition.
5V
0.1 F
10 F
AD5336/AD5344
GND
VREFA
VDD
VOUTA
VREFB
VOUTB
VIN
FAIL
PASS
1k
PASS/
FAIL
1/6 74HC05
1/2
CMP04
VREF
Figure 37. Programmable Window Detector
Programmable Current Source
Figure 38 shows the AD5334/AD5335/AD5336/AD5344 used
as the control element of a programmable current source. In this
example, the full-scale current is set to 1 mA. The output volt-
age from the DAC is applied across the current setting resistor
of 4.7 k
in series with the 470 adjustment potentiometer,
which gives an adjustment of about
±5%. Suitable transistors to
place in the feedback loop of the amplier include the BC107
and the 2N3904, which enable the current source to operate
from a minimum VSOURCE of 6 V. The operating range is deter-
mined by the operating characteristics of the transistor. Suitable
ampliers include the AD820 and the OP295, both having rail-
to-rail operation on their outputs. The current for any digital
input code and resistor value can be calculated as follows:
IG
V
D
R
mA
REF
N
=×
×
()
2
Where:
G is the gain of the buffer amplier (1 or 2)
D is the digital input code
N is the DAC resolution (8, 10, or 12 bits)
R is the sum of the resistor plus adjustment potentiometer in k
AD5334/AD5335/
AD5336/AD5344
GND
VDD = 5V
EXT
REF
VOUT*
AD780/REF192
WITH VDD = 5V
GND
VIN
VOUT
VREF*
VDD
4.7k
5V
*ONLY ONE CHANNEL OF VREF AND VOUT SHOWN
0.1 F
10 F
470
LOAD
VSOURCE
AD820/
OP295
Figure 38. Programmable Current Source
相關(guān)PDF資料
PDF描述
VI-J5B-MY CONVERTER MOD DC/DC 95V 50W
VI-262-MW-F2 CONVERTER MOD DC/DC 15V 100W
VE-J6Z-MY CONVERTER MOD DC/DC 2V 20W
AD5314BCPZ-REEL7 IC DAC 10BIT QUAD VOUT 10LFCSP
VI-J6X-MY CONVERTER MOD DC/DC 5.2V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5335 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
AD5335BRU 制造商:Analog Devices 功能描述:DAC 4-CH Resistor-String 10-bit 24-Pin TSSOP 制造商:Rochester Electronics LLC 功能描述:10-BIT,QUAD BYTE DAC, I.C - Bulk 制造商:Analog Devices 功能描述:10BIT DAC QUAD SMD 5335 TSSOP24
AD5335BRU-REEL 制造商:Analog Devices 功能描述:DAC 4-CH Resistor-String 10-bit 24-Pin TSSOP T/R
AD5335BRU-REEL7 制造商:Analog Devices 功能描述:DAC 4-CH Resistor-String 10-bit 24-Pin TSSOP T/R 制造商:Analog Devices 功能描述:DAC 4-CH RES-STRING 10-BIT 24TSSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:10-BIT,QUAD BYTE DAC, I.C - Tape and Reel
AD5335BRUZ 功能描述:IC DAC 10BIT QUAD VOUT 24TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱(chēng):MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*