- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8653 > AD5326ARU-REEL7 (Analog Devices Inc)IC DAC 12BIT QUAD W/BUFF 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5326ARU-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT QUAD W/BUFF 16TSSOP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 1,000 |
| 設置時間： | 8µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 4.5mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電壓，單極；4 電壓，雙極 |
| 采樣率（每秒）： | 125k |
AD5306/AD5316/AD5326
Rev. F | Page 15 of 24
FUNCTIONAL DESCRIPTION
The AD5306/AD5316/AD5326 are quad resistor-string DACs
fabricated on a CMOS process with resolutions of 8, 10, and
12 bits, respectively. Each contains four output buffer amplifiers
and is written to via a 2-wire serial interface. They operate from
single supplies of 2.5 V to 5.5 V, and the output buffer amplifiers
provide rail-to-rail output swing with a slew rate of 0.7 V/μs. Each
DAC is provided with a separate reference input, which can be
buffered to draw virtually no current from the reference source,
or unbuffered to give a reference input range from 0.25 V to
VDD. The devices have a power-down mode in which all DACs
can be turned off completely with a high impedance output.
DIGITAL-TO-ANALOG SECTION
The architecture of one DAC channel consists of a resistor-string
DAC followed by an output buffer amplifier. The voltage at the
VREF pin provides the reference voltage for the corresponding
DAC. Figure 29 shows a block diagram of the DAC architecture.
Since the input coding to the DAC is straight binary, the ideal
output voltage is given by
N
REF
OUT
D
V
2
×
=
where:
D is the decimal equivalent of the binary code that is loaded to
the DAC register:
0 to 255 for AD5306 (8 bits)
0 to 1023 for AD5316 (10 bits)
0 to 4095 for AD5326 (12 bits)
N is the DAC resolution.
INPUT
REGISTER
OUTPUT BUFFER
AMPLIFIER
REFERENCE
BUFFER
VOUTA
VREFA
BUF
RESISTOR
STRING
DAC
REGISTER
02066-029
Figure 29. Single DAC Channel Architecture
RESISTOR STRING
The resistor string section is shown in Figure 30. It is simply a
string of resistors, each of value R. The digital code loaded to
the DAC register determines at which node on the string the
voltage is tapped off to be fed into the output amplifier. The
voltage is tapped off by closing one of the switches connecting
the string to the amplifier. Because it is a string of resistors, it is
guaranteed monotonic.
DAC REFERENCE INPUTS
Each of the four DACs has a reference pin. The reference
inputs are buffered but can also be individually configured as
unbuffered. The advantage with the buffered input is the high
impedance it presents to the voltage source driving it. However,
if the unbuffered mode is used, the user can have a reference
voltage as low as 0.25 V and as high as VDD, since there is no
restriction due to headroom and footroom of the reference
amplifier.
R
TO OUTPUT
AMPLIFIER
02066-030
Figure 30. Resistor String
If there is a buffered reference in the circuit (for example,
REF192), there is no need to use the on-chip buffers of the
AD5306/AD5316/AD5326. In unbuffered mode, the input
impedance is still large at typically 180 kΩ per reference input
for 0 V to VREF mode and 90 kΩ for 0 V to 2 VREF mode.
The buffered/unbuffered option is controlled by the BUF bit in
the control byte. The BUF bit setting applies to whichever DAC
is selected in the pointer byte.
OUTPUT AMPLIFIER
The output buffer amplifier is capable of generating output
voltages to within 1 mV of either rail. Its actual range depends
on the value of VREF, GAIN, offset error, and gain error. If a gain
of 1 is selected (GAIN = 0), the output range is 0.001 V to VREF.
If a gain of 2 is selected (GAIN = 1), the output range is 0.001 V
to 2 VREF. Because of clamping, however, the maximum output
is limited to VDD – 0.001 V.
The output amplifier is capable of driving a load of 2 kΩ to
GND or VDD in parallel with 500 pF to GND or VDD. The source
and sink capabilities of the output amplifier can be seen in the
plot in Figure 16.
The slew rate is 0.7 V/μs with a half-scale settling time to
0.5 LSB (at eight bits) of 6 μs.
相關PDF資料 |
PDF描述 |
|---|---|
| VI-BN2-MV-B1 | CONVERTER MOD DC/DC 15V 150W |
| LTC2751CUHF-14#TRPBF | IC DAC 14BIT CUR OUT 38-QFN |
| VI-BN1-MV-B1 | CONVERTER MOD DC/DC 12V 150W |
| LTC2642IMS-14#TRPBF | IC DAC 14BIT VOUT 10-MSOP |
| IDT74FCT38074DCI | IC CLK BUFFER 1:4 166MHZ 8-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5326ARUZ | 功能描述:IC DAC 12BIT QUAD W/BUFF 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 設置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5326ARUZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 400 ??A, 2-Wire Interface, Quad Voltage Output, 8-/10-/12-Bit DACs |
| AD5326BRU | 功能描述:IC DAC 12BIT QUAD W/BUFF 16TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5326BRU-REEL | 制造商:Analog Devices 功能描述:DAC 4-CH Resistor-String 12-bit 16-Pin TSSOP T/R 制造商:Analog Devices 功能描述:DAC 4-CH RES-STRING 12-BIT 16TSSOP - Tape and Reel |
| AD5326BRU-REEL7 | 功能描述:IC DAC 12BIT QUAD W/BUFF 16TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:2,400 系列:- 設置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應商設備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復。