- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8732 > AD5320BRTZ-REEL (Analog Devices Inc)IC DAC 12BIT R-R W/BUFF SOT23-6 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5320BRTZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 4/20頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT R-R W/BUFF SOT23-6 |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 10,000 |
| 設(shè)置時(shí)間： | 8µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-6 |
| 供應(yīng)商設(shè)備封裝： | SOT-23-6 |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 1 電壓，雙極 |
| 采樣率（每秒）： | 125k |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
AD5320
Rev. C | Page 12 of 20
SERIAL INTERFACE
The AD5320 has a 3-wire serial interface (SYNC, SCLK, and
DIN) that is compatible with SPI, QSPITM, and
MICROWIRETM interface standards as well as most DSPs. See
Figure 2 for a timing diagram of a typical write sequence.
The write sequence begins by bringing the SYNC line low. Data
from the DIN line is clocked into the 16-bit shift register on the
falling edge of SCLK. The serial clock frequency can be as high
as 30 MHz, making the AD5320 compatible with high speed
DSPs. On the 16th falling clock edge, the last data bit is clocked
in and the programmed function is executed (that is, a change
in DAC register contents and/or a change in the mode of
operation). At this stage, the SYNC line can be kept low or be
brought high. In either case, it must be brought high for a
minimum of 33 ns before the next write sequence so that a
falling edge of SYNC can initiate the next write sequence.
Because the SYNC buffer draws more current when VIN = 2.4 V
than it does when VIN = 0.8 V, SYNC should be idled low
between write sequences for even lower power operation of the
part. As previously mentioned, SYNC must be brought high
again just before the next write sequence.
INPUT SHIFT REGISTER
The input shift register is 16 bits wide (see Figure 25). The first two
bits are “don’t cares.” The next two are control bits that control
which mode of operation the part is in (normal mode or any one of
three power-down modes). There is a more complete description of
the various modes in the Power-Down Modes section. The next
twelve bits are the data bits. These are transferred to the DAC
register on the 16th falling edge of SCLK.
SYNC INTERRUPT
In a normal write sequence, the SYNC line is kept low for at
least 16 falling edges of SCLK and the DAC is updated on the
16th falling edge. However, if SYNC is brought high before the
16th falling edge, then this acts as an interrupt to the write
sequence. The shift register is reset and the write sequence is
seen as invalid. Neither an update of the DAC register contents
nor a change in the operating mode occurs (see Figure 26).
POWER-ON RESET
The AD5320 contains a power-on reset circuit that controls the
output voltage during power-up. The DAC register is filled with
zeros and the output voltage is 0 V. It remains there until a valid
write sequence is made to the DAC. This is useful in applica-
tions where it is important to know the state of the output of the
DAC while it is in the process of powering up.
DB15 (MSB)
DB0 (LSB)
X
PD0 D11 D10
D9
D8
D7
D6
D5
D4
PD1
X
D3
D2
D1
D0
DATA BITS
00
93
4-
0
25
0
1
0
1
0
1
NORMAL OPERATION
1k TO GND
100k TO GND
THREE–STATE
POWER-DOWN MODES
Figure 25. Input Register Contents
DB15
DB0
DB15
SCLK
SYNC
DIN
INVALID WRITE SEQUENCE:
SYNC HIGH BEFORE 16TH FALLING EDGE
VALID WRITE SEQUENCE, OUTPUT UPDATES
ON THE 16TH FALLING EDGE
DB0
00934-
028
Figure 26. SYNC Interrupt Facility
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B2W-MX | CONVERTER MOD DC/DC 5.5V 75W |
| VI-J6L-MZ-F2 | CONVERTER MOD DC/DC 28V 25W |
| VE-B2P-MX | CONVERTER MOD DC/DC 13.8V 75W |
| VE-BNN-MX | CONVERTER MOD DC/DC 18.5V 75W |
| VE-BNH-MX | CONVERTER MOD DC/DC 52V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5320BRTZ-REEL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.7 V to 5.5 V, 140 ??A, Rail-to-Rail Output 12-Bit DAC in an SOT-23 |
| AD5320BRTZ-REEL7 | 功能描述:IC DAC 12BIT R-R W/BUFF SOT23-6 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:3,000 系列:nanoDAC™ 設(shè)置時(shí)間:80µs 位數(shù):18 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 供應(yīng)商設(shè)備封裝:SOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極 采樣率（每秒）:- 產(chǎn)品目錄頁(yè)面:784 (CN2011-ZH PDF) 配用:EVAL-AD5680EBZ-ND - BOARD EVAL FOR AD5680 其它名稱:AD5680BRJZ-2REEL7TR |
| AD5320BRTZ-REEL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.7 V to 5.5 V, 140 ??A, Rail-to-Rail Output 12-Bit DAC in an SOT-23 |
| AD5321 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 230uA, Parallel Interface Dual Voltage-Output 8-/10-/12-Bit DACs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。