- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8732 > AD5307ARUZ-REEL7 (Analog Devices Inc)IC DAC 8BIT QUAD W/BUFF 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5307ARUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 8BIT QUAD W/BUFF 16TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 設(shè)置時間： | 6µs |
| 位數(shù)： | 8 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 4.5mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電壓，單極；4 電壓，雙極 |
| 采樣率（每秒）： | 167k |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD5307/AD5317/AD5327
Rev. C | Page 17 of 28
SERIAL INTERFACE
The AD5307/AD5317/AD5327 are controlled over versatile 3-wire
serial interfaces that operate at clock rates of up to 30 MHz and
are compatible with SPI, QSPI, MICROWIRE, and DSP
interface standards.
INPUT SHIFT REGISTER
The input shift register is 16 bits wide. Data is loaded into the
device as a 16-bit word under the control of a serial clock input,
SCLK. The timing diagram for this operation is shown in
Figure 3. The 16-bit word consists of four control bits followed
by 8, 10, or 12 bits of DAC data, depending on the device type.
Data is loaded MSB first (Bit 15), and the first two bits
determine whether the data is for DAC A, DAC B, DAC C, or
DAC D. Bit 13 and Bit 12 control the operating mode of the
DAC. Bit 13 is GAIN, which determines the output range of the
part. Bit 12 is BUF, which controls whether the reference inputs
are buffered or unbuffered.
Table 6. Address Bits for the AD53x7
A1 (Bit 15)
A0 (Bit 14)
DAC Addressed
0
DAC A
0
1
DAC B
1
0
DAC C
1
DAC D
CONTROL BITS
GAIN controls the output range of the addressed DAC.
0: output range of 0 V to VREF.
1: output range of 0 V to 2 VREF.
BUF controls whether reference of the addressed DAC is
buffered or unbuffered.
0: unbuffered reference.
1: buffered reference.
The AD5327 uses all 12 bits of DAC data; the AD5317 uses
10 bits and ignores the 2 LSBs. The AD5307 uses eight bits and
ignores the last four bits. The data format is straight binary, with
all 0s corresponding to 0 V output and all 1s corresponding to
full-scale output (VREF 1 LSB).
The SYNC input is a level-triggered input that acts as a frame
synchronization signal and chip enable. Data can be transferred
into the device only while SYNC is low. To start the serial data
transfer, SYNC should be taken low, observing the minimum
SYNC to SCLK falling edge set-up time, t4. After SYNC goes
low, serial data is shifted into the device’s input shift register on
the falling edges of SCLK for 16 clock pulses. In standalone
mode (DCEN = 0), any data and clock pulses after the 16th
falling edge of SCLK are ignored, and no further serial data
transfer can occur until SYNC is taken high and low again.
SYNC can be taken high after the falling edge of the 16th SCLK
pulse, observing the minimum SCLK falling edge to SYNC
rising edge time, t7.
After the end of serial data transfer, data is automatically trans-
ferred from the input shift register to the input register of the
selected DAC. If SYNC is taken high before the 16th falling
edge of SCLK, the data transfer is aborted and the DAC input
registers are not updated.
When data has been transferred into the input register of a DAC,
the corresponding DAC register and DAC output can be updated
by taking LDAC low. CLR is an active low, asynchronous clear
that clears the input registers and DAC registers to all 0s.
BIT 15
(MSB)
BIT 0
(LSB)
A1
BUF
D7
D6
D5
D4
D3
D2
D1
D0
GAIN
A0
XX
DATA BITS
02067-033
Figure 33. AD5307 Input Shift Register Contents
BIT 15
(MSB)
BIT 0
(LSB)
A1
BUF
D9
D8
D7
D6
D5
D4
D3
D2
GAIN
A0
D1
D0
X
DATA BITS
02067-034
Figure 34. AD5317 Input Shift Register Contents
BIT 15
(MSB)
BIT 0
(LSB)
A1
BUF D11 D10
D9
D8
D7
D6
D5
D4
GAIN
A0
D3
D2
D1
D0
DATA BITS
02067-035
Figure 35. AD5327 Input Shift Register Contents
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5452YUJZ-REEL | IC DAC 12BIT MULT TSOT23-8 |
| AD5320BRTZ-REEL | IC DAC 12BIT R-R W/BUFF SOT23-6 |
| VE-B2W-MX | CONVERTER MOD DC/DC 5.5V 75W |
| VI-J6L-MZ-F2 | CONVERTER MOD DC/DC 28V 25W |
| VE-B2P-MX | CONVERTER MOD DC/DC 13.8V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5307ARUZ-REEL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 400 muA, Quad Voltage Output |
| AD5307BRU | 制造商:Analog Devices 功能描述:8BIT DAC QUAD 2.5V 5307 TSSOP16 |
| AD5307BRU-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 400 muA, Quad Voltage Output |
| AD5307BRU-REEL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 400 muA, Quad Voltage Output |
| AD5307BRUZ | 功能描述:IC DAC 8BIT QUAD W/BUFF 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。