- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8999 > AD5302BRMZ (Analog Devices Inc)IC DAC 8BIT DUAL R-R 10-MSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5302BRMZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 7/24頁(yè) |
| 文件大小： | 0K |
| 描述： | IC DAC 8BIT DUAL R-R 10-MSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 設(shè)置時(shí)間： | 6µs |
| 位數(shù)： | 8 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 2.5mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 10-MSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電壓，單極；2 電壓，雙極 |
| 采樣率（每秒）： | 167k |
| 產(chǎn)品目錄頁(yè)面： | 782 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD5302/AD5312/AD5322
Rev. D | Page 15 of 24
SERIAL INTERFACE
The AD5302/AD5312/AD5322 are controlled over a versatile,
3-wire serial interface, which operates at clock rates up to 30 MHz
and is compatible with SPI, QSPI, MICROWIRE, and DSP
interface standards.
INPUT SHIFT REGISTER
Data is loaded into the device as a 16-bit word under the control
of a serial clock input, SCLK. The timing diagram for this
operation is shown in Figure 2. The 16-bit word consists of four
control bits followed by 8, 10, or 12 bits of DAC data, depending
on the device type. The first bit loaded is the MSB (Bit 15),
which determines whether the data is for DAC A or DAC B.
Bit 14 determines if the reference input is buffered or unbuffered.
Bit 13 and Bit 12 control the operating mode of the DAC.
Table 6. Control Bits
Bit
Name
Function
Power-On Default
15
A/B
0: Data Written to DAC A
N/A
1: Data Written to DAC B
14
BUF
0: Reference Is Unbuffered
0
1: Reference Is Buffered
13
PD1
Mode Bit
0
12
PD0
Mode Bit
0
BIT 15
(MSB)
BIT 0
(LSB)
PD0
D7D6
D5D4D3D2D1
D0
PD1
BUF
XX
DATA BITS
00928-
030
A/B
Figure 30. AD5302 Input Shift Register Contents
BIT 15
(MSB)
BIT 0
(LSB)
PD0
D7D6D5D4D3D2D1D0
PD1
BUF
XX
DATA BITS
00928-
031
A/B
D9
D8
Figure 31. AD5312 Input Shift Register Contents
BIT 15
(MSB)
BIT 0
(LSB)
PD0
D7D6D5D4
D3D2D1D0
PD1
BUF
DATA BITS
00928-
032
A/B
D9
D8
D11 D10
Figure 32. AD5322 Input Shift Register Contents
The remaining bits are DAC data bits, starting with the MSB and
ending with the LSB. The AD5322 uses all 12 bits of DAC data,
the AD5312 uses 10 bits and ignores the 2 LSB. The AD5302 uses
eight bits and ignores the last four bits. The data format is straight
binary, with all 0s corresponding to 0 V output, and all 1s
corresponding to full-scale output (VREF – 1 LSB).
The SYNC input is a level-triggered input that acts as a frame
synchronization signal and chip enable. Data can only be
transferred into the device while SYNC is low. To start the serial
data transfer, SYNC should be taken low observing the minimum
SYNC to SCLK active edge setup time, t4. After SYNC goes low,
serial data is shifted into the device’s input shift register on the
falling edges of SCLK for 16 clock pulses. Any data and clock
pulses after the 16th are ignored, and no further serial data
transfers occur until SYNC is taken high and low again.
SYNC can be taken high after the falling edge of the 16th SCLK
pulse, observing the minimum SCLK falling edge to SYNC
rising edge time, t7.
After the end of serial data transfer, data is automatically
transferred from the input shift register to the input register of
the selected DAC. If SYNC is taken high before the 16th falling
edge of SCLK, the data transfer is aborted and the input
registers are not updated.
When data has been transferred into both input registers, the
DAC registers of both DACs can be simultaneously updated by
taking LDAC low.
LOW POWER SERIAL INTERFACE
To reduce the power consumption of the device even further,
the interface only powers up fully when the device is being
written to. As soon as the 16-bit control word has been written
to the part, the SCLK and DIN input buffers are powered down.
They only power up again following a falling edge of SYNC.
DOUBLE-BUFFERED INTERFACE
The AD5302/AD5312/AD5322 DACs all have double-buffered
interfaces consisting of two banks of registers—input registers and
DAC registers. The input register is connected directly to the input
shift register and the digital code is transferred to the relevant input
register on completion of a valid write sequence. The DAC
register contains the digital code used by the resistor string.
Access to the DAC register is controlled by the LDAC function.
When LDAC is high, the DAC register is latched and the input
register can change state without affecting the contents of the
DAC register. However, when LDAC is brought low, the DAC
register becomes transparent and the contents of the input
register are transferred to it.
This is useful if the user requires simultaneous updating of both
DAC outputs. The user can write to both input registers
individually and then, by pulsing the LDAC input low, both
outputs update simultaneously.
These parts contain an extra feature whereby the DAC register
is not updated unless its input register has been updated since
the last time that LDAC was brought low. Normally, when
LDAC is brought low, the DAC registers are filled with the
contents of the input registers. In the case of the AD5302/
AD5312/AD5322, the part only updates the DAC register if
the input register has been changed since the last time the
DAC register was updated, thereby removing unnecessary
digital crosstalk.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-JT3-MZ-F4 | CONVERTER MOD DC/DC 24V 25W |
| AD5330BRUZ | IC DAC 8BIT SNGL VOUT 20-TSSOP |
| ICS843001AKI-40LFT | IC SYNTHESIZER LVPECL 16-VFQFPN |
| CS4361-CZZ | IC DAC STER 6CH 103DB 20TSSOP |
| VI-J5Y-MZ-F1 | CONVERTER MOD DC/DC 3.3V 16.5W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5302BRMZ-REEL | 功能描述:IC DAC 8BIT DUAL R-R 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD5302BRMZ-REEL7 | 功能描述:IC DAC 8BIT DUAL R-R 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5303 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs |
| AD53032 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance Driver/Comparator Active Load on a Single Chip |
| AD53032JSTP | 制造商:Analog Devices 功能描述:High Performance Driver/Comparator 52-Pin LQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。