VDD = 2.5 V to 5.5 V; R<" />
參數(shù)資料
型號(hào): AD5301BRT-500RL7
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 20/24頁(yè)
文件大?。?/td> 0K
描述: IC DAC 8BIT 2WIRE I2C SOT23-6
標(biāo)準(zhǔn)包裝: 1
設(shè)置時(shí)間: 6µs
位數(shù): 8
數(shù)據(jù)接口: I²C,串行
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
功率耗散(最大): 1.4mW
工作溫度: -40°C ~ 105°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: SOT-23-6
供應(yīng)商設(shè)備封裝: SOT-23-6
包裝: 剪切帶 (CT)
輸出數(shù)目和類(lèi)型: 1 電壓,單極;1 電壓,雙極
采樣率(每秒): *
其它名稱(chēng): AD5301BRT500RL7CT
AD5301/AD5311/AD5321
Rev. B | Page 5 of 24
AC CHARACTERISTICS1
VDD = 2.5 V to 5.5 V; RL = 2 kΩ to GND; CL = 200 pF to GND; all specifications TMIN to TMAX, unless otherwise noted.
Table 2.
B Version2
Parameter3
Min
Typ
Max
Unit
Conditions/Comments
Output Voltage Settling Time
VDD = 5 V
AD5301
6
8
μs
1/4 scale to 3/4 scale change (0x40 to 0xC0)
AD5311
7
9
μs
1/4 scale to 3/4 scale change (0x100 to 0x300)
AD5321
8
10
μs
1/4 scale to 3/4 scale change (0x400 to 0xC00)
Slew Rate
0.7
V/μs
Major-Code Change Glitch Impulse
12
nV-s
1 LSB change around major carry
Digital Feedthrough
0.3
nV-s
1 See the Terminology section.
2 Temperature range for the B Version is as follows: –40°C to +105°C.
3 Guaranteed by design and characterization, not production tested.
TIMING CHARACTERISTICS1
VDD = 2.5 V to 5.5 V; all specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Limit at TMIN, TMAX
Parameter2
(B Version)
Unit
Conditions/Comments
fSCL
400
kHz max
SCL clock frequency
t1
2.5
μs min
SCL cycle time
t2
0.6
μs min
tHIGH, SCL high time
t3
1.3
μs min
tLOW, SCL low time
t4
0.6
μs min
tHD,STA, start/repeated start condition hold time
t5
100
ns min
tSU,DAT, data setup time
t63
0.9
μs max
tHD,DAT, data hold time
0
μs min
t7
0.6
μs min
tSU,STA, setup time for repeated start
t8
0.6
μs min
tSU,STO, stop condition setup time
t9
1.3
μs min
tBUF, bus free time between a stop condition and a start condition
t10
300
ns max
tR, rise time of both SCL and SDA when receiving4
0
ns min
May be CMOS driven
t11
250
ns max
tF, fall time of SDA when receiving4
300
ns max
tF, fall time of both SCL and SDA when transmitting4
20 + 0.1Cb5
ns min
Cb
400
pF max
Capacitive load for each bus line
1 See Figure 2.
2 Guaranteed by design and characterization, not production tested.
3 A master device must provide a hold time of at least 300 ns for the SDA signal (refer to the VIH MIN of the SCL signal) in order to bridge the undefined region of SCL’s
falling edge.
4 tR and tF measured between 0.3 VDD and 0.7 VDD.
5 Cb is the total capacitance of one bus line in picofarads.
START
CONDITION
REPEATED
START
CONDITION
STOP
CONDITION
SDA
SCL
t9
t3
t10
t4
t6
t5
t2
t11
t7
t4
t1
t8
00
92
7-
00
2
Figure 2. 2-Wire Serial Interface Timing Diagram
相關(guān)PDF資料
PDF描述
AD1851R-REEL7 IC DAC AUDIO FASTSET 16B 16SOIC
VI-BN1-MX-F2 CONVERTER MOD DC/DC 12V 75W
CMP401GSZ IC COMPARATOR LV 23NS 16-SOIC
AD5432YRM-REEL7 IC DAC 10BIT MULTIPLYING 10-MSOP
VI-BN1-MX-F1 CONVERTER MOD DC/DC 12V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5301BRT-REEL 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:2.5 V to 5.5 V, 120 ??A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs
AD5301BRT-REEL7 制造商:Rochester Electronics LLC 功能描述:I2C 8-BIT VOUT DAC I.C. - Tape and Reel 制造商:Analog Devices 功能描述:
AD5301BRTZ500RL7 制造商:Analog Devices 功能描述:
AD5301BRTZ-500RL7 功能描述:IC DAC 8BIT 2WIRE I2C SOT23-6 RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:3,000 系列:nanoDAC™ 設(shè)置時(shí)間:80µs 位數(shù):18 數(shù)據(jù)接口:DSP,MICROWIRE?,QSPI?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:SOT-23-8 供應(yīng)商設(shè)備封裝:SOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓,單極 采樣率(每秒):- 產(chǎn)品目錄頁(yè)面:784 (CN2011-ZH PDF) 配用:EVAL-AD5680EBZ-ND - BOARD EVAL FOR AD5680 其它名稱(chēng):AD5680BRJZ-2REEL7TR
AD5301BRTZ-500RL71 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:2.5 V to 5.5 V, 120 ??A, 2-Wire Interface, Voltage-Output 8-/10-/12-Bit DACs