參數(shù)資料
型號: AD5290YRMZ50-R7
廠商: Analog Devices Inc
文件頁數(shù): 9/20頁
文件大?。?/td> 0K
描述: IC POT DGTL 50KW 256POS 10-MSOP
標(biāo)準(zhǔn)包裝: 1,000
接片: 256
電阻(歐姆): 50k
電路數(shù): 1
溫度系數(shù): 標(biāo)準(zhǔn)值 35 ppm/°C
存儲器類型: 易失
接口: 4 線 SPI(芯片選擇)
電源電壓: 4.5 V ~ 30 V,±4.5 V ~ 15 V
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 10-TFSOP,10-MSOP(0.118",3.00mm 寬)
供應(yīng)商設(shè)備封裝: 10-MSOP
包裝: 帶卷 (TR)
配用: EVAL-AD5290EBZ-ND - BOARD EVAL FOR AD5290
Data Sheet
AD5290
Rev. C | Page 17 of 20
ESD PROTECTION
All digital inputs are protected with a series input resistor and
a Zener ESD structure, as shown in Figure 30. These structures
apply to digital input pins, Pin CS, Pin CLK, Pin SDI, and
Pin SDO.
LOGIC
340
GND
04716-015
Figure 30. Equivalent ESD Protection Circuit
All analog terminals are also protected by Zener ESD protection
diodes, as shown in Figure 31.
VSS
VDD
A
W
B
04716-016
Figure 31. Equivalent ESD Protection Analog Pins
TERMINAL VOLTAGE OPERATING RANGE
The AD5290 VDD and VSS power supplies define the boundary
conditions for proper 3-terminal digital potentiometer opera-
tion. The AD5290 can operate in single supply from +4.5 V to
+33 V or dual supply from ±4.5 V to ±16.5 V. The AD5290 is
functional at low supply voltages such as 4.5 V, but the
performance parameters are not guaranteed.
The voltages present on Terminal A, Terminal B, and Terminal W
that are more positive than VDD or more negative than VSS are
clamped by the internal forward-biased diodes (Figure 31).
POWER-UP AND POWER-DOWN SEQUENCES
Because of the ESD protection diodes that limit the voltage
compliance at Terminal A, Terminal B, and Terminal W
(Figure 31), it is important to power VDD/VSS before applying
any voltage to Terminal A, Terminal B, and Terminal W.
Otherwise, the diodes are forward-biased such that VDD/VSS
are powered unintentionally and affect the system. Similarly,
VDD/VSS should be powered down last. The ideal power-up
sequence is as follows: GND, VDD, VSS, digital inputs, and
VA/VB/VW. The order of powering VA, VB, VW, and the digital
inputs is not important, as long as they are powered after
VDD/VSS.
LAYOUT AND POWER SUPPLY BIASING
It is good practice to use a compact, minimum lead-length
layout design. The leads to the input should be as direct as
possible, with a minimum conductor length. Ground paths
should have low resistance and low inductance.
Similarly, it is also good practice to bypass the power supplies
with quality capacitors. Low equivalent series resistance (ESR),
1 F to 10 F tantalum or electrolytic capacitors, should be
applied at the supplies to minimize any transient disturbance
and to filter low frequency ripple. Figure 32 illustrates the basic
supply-bypassing configuration for the AD5290.
The ground pin of the AD5290 is a digital ground reference.
To minimize the digital ground bounce, the AD5290 digital
ground terminal should be joined remotely to the analog
ground (Figure 32).
VDD
VSS
GND
C3
AD5290
C4
C1
+
C2
10
F
10
F
0.1
F
0.1
F
04716-017
Figure 32. Power Supply Bypassing
相關(guān)PDF資料
PDF描述
VE-2TN-MX-B1 CONVERTER MOD DC/DC 18.5V 75W
M83723/77W16247 CONN PLUG 24POS STRAIGHT W/SCKT
VE-2T2-MX-B1 CONVERTER MOD DC/DC 15V 75W
M83723/77R16246 CONN PLUG 24POS STRAIGHT W/SCKT
VI-B60-IU-F3 CONVERTER MOD DC/DC 5V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5290YRMZ50-RL7 制造商:AD 制造商全稱:Analog Devices 功能描述:Compact +30V/【15V 256-Position Digital Potentiometer
AD5291 制造商:AD 制造商全稱:Analog Devices 功能描述:256-/1024-Position, DigiPOT+ Potentiometers with Maximum ±1% R-Tolerance Error and 20-TP Memory
AD5291BRUZ-100 制造商:Analog Devices 功能描述:
AD5291BRUZ-100-RL7 制造商:Analog Devices 功能描述:
AD5291BRUZ-20 功能描述:IC POT DIG 1024P SPI 20K 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 接片:256 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN-EP(3x3) 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT