- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9285 > AD5263BRU50-REEL7 (Analog Devices Inc)IC DGTL POT QUAD 256POS 24-TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5263BRU50-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DGTL POT QUAD 256POS 24-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 接片： | 256 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 4 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 30 ppm/°C |
| 存儲器類型： | 易失 |
| 接口： | I²C，SPI（芯片選擇，設(shè)備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V，5 V ~ 15 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Data Sheet
AD5263
Rev. F | Page 21 of 28
MULTIPLE DEVICES ON ONE BUS
Figure 49 shows four AD5263 devices on the same serial bus. Each
has a different slave address because the states of their AD0 and
AD1 pins are different. This allows each RDAC within each device
to be written to or read from independently. The master device
output bus line drivers are open-drain, pull-downs in a fully
I2C-compatible interface.
03142-
048
MASTER
AD5263
R P
+5V
SDA
SCL
AD0
5V
AD1
SDA SCL
AD5263
AD0
AD1
SDA SCL
AD5263
AD0
AD1
SDA SCL
AD5263
AD0
AD1
SDA SCL
LEVEL SHIFT FOR NEGATIVE VOLTAGE OPERATION
The digital potentiometer is popular in laser diode driver and
certain telecommunication equipment level-setting applications.
These applications are sometimes operated between ground and
some negative supply voltage so that the systems can be biased
at round to avoid large bypass capacitors that may significantly
impede the ac performance. Like most digital potentiometers, the
AD5263 can be configured with a negative supply (see Figure 50).
03142-
050
SDA
GND
VSS
VDD
SCL
LEVEL SHIFTED
–5V
AD5263
Figure 50. Biased at Negative Voltage
However, the digital inputs must also be level shifted to allow
proper operation because the ground is referenced to the negative
potential. As a result, Figure 51 shows one implementtation
with a couple of transistors and a few resistors. When VIN is
high, Q1 is turned on and its emitter is clamped at one threshold
above ground. This threshold appears at the base of Q2, which
causes Q2 to turn off. In this state, VOUT approaches 5 V. When
VIN is low, Q1 is turned off and the base of Q2 is pulled low, which
in turn causes Q2 to turn on. In this state, VOUT approaches 0 V.
Beware that proper time shifting is also needed for successful
communication with the device.
03142-
051
VIN
VOUT
–5V
Q2
2N3906
Q1
2N3906
+5V
0V
–5V
0V
R3
1k
R1
10k
R2
10k
Figure 51. Level Shift for Bipolar Potential Operation
ESD PROTECTION
All digital inputs are protected with a series input resistor and
parallel Zener ESD structures shown in Figure 52 and Figure 53.
This protection applies to digital input pins SDI/SDA, CLK/SCL,
CS/AD0, RES/AD1, and SHDN.
LOGIC
340
VSS
03142-
052
Figure 52. ESD Protection of Digital Pins
03142-
053
A,B,W
VSS
Figure 53. ESD Protection of Resistor Terminals
TERMINAL VOLTAGE OPERATING RANGE
the boundary conditions for proper 3-terminal digital
potentiometer operation. Supply signals present on the A, B,
and W terminals that exceed VDD or VSS are clamped by the
internal forward-biased diodes shown in Figure 54.
A
VDD
B
W
VSS
03142-
054
Figure 54. Maximum Terminal Voltages Set by VDD and VSS
POWER-UP SEQUENCE
Because the ESD protection diodes limit the voltage compliance
at the A, B, and W terminals (see Figure 54), it is important to
power VDD and VSS before applying any voltage to the A, B, and
W terminals; otherwise, the diodes are forward biased such that
VDD and VSS are powered unintentionally and may affect the rest
of the circuit. The ideal power-up sequence is in the following
order: GND, VDD, VSS, VL, digital inputs, and VA/B/W. The relative
order of powering VA, VB, VW, and digital inputs is not important as
long as they are powered after VDD and VSS.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1100LZ-35 | IC DELAY LINE 5TAP 35NS 8-SOIC |
| MS27505E23F35S | CONN RCPT 100POS BOX MNT W/SCKT |
| AD5253BRU1-RL7 | IC DGTL POT QUAD 1K 20-TSSOP |
| MS3106A36-7P | CONN PLUG 47POS STRAIGHT W/PINS |
| MS27497T20B2PB | CONN RCPT 65POS WALL MNT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5263BRUZ20 | 功能描述:IC DGTL POT QUAD 20K 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
| AD5263BRUZ20 | 制造商:Analog Devices 功能描述:DIG POT, QUAD, 256, 15V, 20KOHM, 24TSSOP; End To End Resistance:20kohm; Track Taper:Linear; Resistance Tolerance: 30%; Supply Voltage Min:4.5V; Supply Voltage Max:16.5V; Potentiometer IC Case Style:TSSOP; No. of Pins:24; No. of ;RoHS Compliant: Yes |
| AD5263BRUZ200 | 功能描述:IC POT QUAD 200K 256POS 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
| AD5263BRUZ200-R7 | 制造商:Analog Devices 功能描述:QUAD, 15 V, 256-POSITION DIGITAL POTENTIOMETER WITH PIN-SELE - Tape and Reel |
| AD5263BRUZ20-REEL7 | 功能描述:IC DGTL POT QUAD 20K 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。