參數(shù)資料
型號(hào): AD5233BRUZ100-R7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 16/32頁(yè)
文件大?。?/td> 0K
描述: IC DGTL POT QUAD 64POS 24-TSSOP
標(biāo)準(zhǔn)包裝: 1,000
接片: 64
電阻(歐姆): 100k
電路數(shù): 4
溫度系數(shù): 標(biāo)準(zhǔn)值 600 ppm/°C
存儲(chǔ)器類型: 非易失
接口: 4 線 SPI(芯片選擇)
電源電壓: 2.7 V ~ 5.5 V,±2.25 V ~ 2.75 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 24-TSSOP
包裝: 帶卷 (TR)
AD5233
Rev. B | Page 23 of 32
APPLICATIONS INFORMATION
BIPOLAR OPERATION FROM DUAL SUPPLIES
The AD5233 can be operated from dual supplies ±2.5 V, which
enables control of ground-referenced ac signals or bipolar opera-
tion. AC signals as high as VDD/VSS can be applied directly
across Terminal A and Terminal B with output taken from
Terminal W. See Figure 46 for a typical circuit connection.
±2.5V p-p
AD5233
VSS
GND
SDI
CLK
SS
SCLK
MOSI
GND
MICRO-
CONVERTER
±1.25V p-p
VDD
+2.5V
–2.5V
CS
D = MIDSCALE
A
W
B
02
79
4
-04
7
Figure 46. Bipolar Operation from Dual Supplies
GAIN CONTROL COMPENSATION
A digital potentiometer is commonly used in gain control such
as the noninverting gain amplifier shown in Figure 47.
U1
VO
R2
100k
Vi
R1
33.2k
C1
35pF
W
BA
C2
10pF
02
79
4-
04
8
Figure 47. Typical Noninverting Gain Amplifier
When RDAC B terminal parasitic capacitance is connected
to the op amp noninverting node, it introduces a 0 for the
1/bO term with 20 dB/dec, while a typical op amp GBP has
20 dB/dec characteristics. A large R2 and finite C1 can cause
this zero’s frequency to fall well below the crossover frequency.
Therefore, the rate of closure becomes 40 dB/dec, and the
system as a 0° phase margin at the crossover frequency. The
output can ring or oscillate if an input is a rectangular pulse or
step function. Similarly, it is also likely to ring when switching
between two gain values; this is equivalent to a stop change at
the input.
Depending on the op amp GBP, reducing the feedback
resistor might extend the zero’s frequency far enough to
overcome the problem. A better approach is to include a
compensation capacitor, C2, to cancel the effect caused by
C1. Optimum compensation occurs when R1 × C1 = R2 ×
C2. This is not an option because of the variation of R2.
As a result, one can use the previous relationship and scale C2
as if R2 were at its maximum value. Doing this might over-
compensate and compromise the performance when R2 is
set at low values. On the other hand, it avoids the ringing or
oscillation at the worst case. For critical applications, C2 should
be found empirically to suit the need. In general, C2 in the
range of picofarads is usually adequate for the compensation.
Similarly, W and A terminal capacitances are connected to the
output (not shown); their effect at this node is less significant
and the compensation can be avoided in most cases.
HIGH VOLTAGE OPERATION
The digital potentiometer can be placed directly in the feedback
or input path of an op amp for gain control, provided that the
voltage across Terminal A and Terminal B, Terminal W and
Terminal A, or Terminal W and Terminal B does not exceed
|5 V|. When high voltage gain is needed, users should set a
fixed gain in an op amp operated at high voltage and let the
digital potentiometer control the adjustable input. Figure 48
shows a simple implementation.
R2R
5V
AD5233
A
W
B
15V
V+
V–
VO
0 TO 15V
A2
+
C
0
27
94
-0
49
Figure 48. 5 V Voltage Span Control
Similarly, a compensation capacitor, C, might be needed to
dampen the potential ringing when the digital potentiometer
changes steps. This effect is prominent when stray capacitance
at the inverted node is augmented by a large feedback resistor.
Usually, a capacitor (C) of a few picofarads, is adequate to combat
the problem.
DAC
Figure 49 shows a unipolar 8-bit DAC using the AD5233. The
buffer is needed to drive various loads.
AD5233
V+
V–
AD8601
W
A1
VIN VOUT
GND
AD1582
5V
U1
3
A
B
VO
1
2
02
79
4-
05
0
Figure 49. Unipolar 8-Bit DAC
相關(guān)PDF資料
PDF描述
DS1100LZ-20+T IC DELAY LINE 5TAP 20NS 8-SOIC
DS1100LZ-60+T IC DELAY LINE 5TAP 60NS 8-SOIC
VI-B4Z-MW-F3 CONVERTER MOD DC/DC 2V 40W
AD5233BRUZ10-R7 IC DGTL POT QUAD 64POS 24-TSSOP
MS27484E16F35SD CONN PLUG 55POS STRAIGHT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5233BRUZ10-R7 功能描述:IC DGTL POT QUAD 64POS 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻(歐姆):10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲(chǔ)器類型:非易失 接口:3 線串行(芯片選擇,遞增,增/減) 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN(2x3) 包裝:帶卷 (TR)
AD5233BRUZ50 功能描述:IC POT QUAD 50K 64POS 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 接片:256 電阻(歐姆):100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲(chǔ)器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN-EP(3x3) 包裝:剪切帶 (CT) 產(chǎn)品目錄頁(yè)面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT
AD5233BRUZ50-R7 功能描述:IC DGTL POT QUAD 64POS 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻(歐姆):10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲(chǔ)器類型:非易失 接口:3 線串行(芯片選擇,遞增,增/減) 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN(2x3) 包裝:帶卷 (TR)
AD5235 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit Dual Nonvolatile Memory Digital Potentiometer
AD5235BRU25 制造商:Analog Devices 功能描述:Digital Potentiometer 1024POS 25KOhm Dual 16-Pin TSSOP 制造商:Analog Devices 功能描述:IC DIGITAL POT 25KOHM 1024 DUAL 16-TSSO