- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373871 > AD5206BN10 (ANALOG DEVICES INC) 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5206BN10 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字電位計(jì) |
| 英文描述： | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| 中文描述： | HEX 10K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDIP24 |
| 封裝： | PLASTIC, MS-001, DIP-24 |
| 文件頁數(shù)： | 9/11頁 |
| 文件大?。?/td> | 173K |
| 代理商： | AD5206BN10 |
AD5204/AD5206
–9–
REV. 0
The typical distribution of R
BA
from channel-to-channel matches
within
±
1%. However, device-to-device matching is process lot
dependent, having a
±
30% variation. The change in R
BA
with
temperature has a 700 ppm/
°
C temperature coefficient.
PROGRAMMING THE POTENTIOMETER DIVIDER
Voltage Output Operation
The digital potentiometer easily generates an output voltage
proportional to the input voltage applied to a given terminal.
For example, connecting A terminal to +5 V and B terminal to
ground produces an output voltage at the wiper which can be
any value starting at zero volts up to 1 LSB less than +5 V. Each
LSB of voltage is equal to the voltage applied across Terminal
AB divided by the 256-position resolution of the potentiometer
divider. The general equation defining the output voltage with
respect to ground for any given input voltage applied to termi-
nals AB is:
V
W
(
Dx
) =
Dx
/256
×
V
AB
+
V
B
Operation of the digital potentiometer in the divider mode results
in more accurate operation over temperature. Here the output
voltage is dependent on the ratio of the internal resistors not the
absolute value, therefore, the drift improves to 15 ppm/
°
C.
(3)
D7
D0
A1
W1
B1
V
DD
AD5204/AD5206
CS
CLK
8
EN
ADDR
DEC
A2
A1
A0
D7
SDI
DI
SER
REG
D0
A4/A6
W4/W6
B4/B6
SHDN
(AD5204
ONLY)
RDAC
LATCH
#1
R
D7
D0
RDAC
LATCH
#4/#6
R
SDO
DO
GND
PR
(AD5204 ONLY)
(AD5204
ONLY)
Figure 17. Block Diagram
DIGITAL INTERFACING
The AD5204/AD5206 contain a standard three-wire serial input
control interface. The three inputs are clock (CLK),
CS
and
serial data input (SDI). The positive-edge sensitive CLK input
requires clean transitions to avoid clocking incorrect data into
the serial input register. Standard logic families work well. If
mechanical switches are used for product evaluation they should
be debounced by a flip-flop or other suitable means. Figure 17
shows more detail of the internal digital circuitry. When
CS
is
taken active low the clock loads data into the serial register on
each positive clock edge, see Table IV. When using a positive
(V
DD
) and negative (V
SS
) supply voltage, the logic levels are still
referenced to digital ground (GND).
The serial-data-output (SDO) pin contains an open drain n-
channel FET. This output requires a pull-up resistor in order to
transfer data to the next package’s SDI pin. The pull-up resistor
termination voltage may be larger than the V
DD
supply of the
AD5204 SDO output device, e.g., the AD5204 could operate at
V
DD
= 3.3 V and the pull-up for interface to the next device
could be set at +5 V. This allows for daisy chaining several
RDACs from a single processor serial-data line. Clock period
needs to be increased when using a pull-up resistor to the SDI
pin of the following device in the series. Capacitive loading at
the daisy chain node SDO-SDI between devices must be ac-
counted for to successfully transfer data. When daisy chaining is
used, the
CS
should be kept low until all the bits of every pack-
age are clocked into their respective serial registers insuring that
the address bits and data bits are in the proper decoding loca-
tion. This would require 22 bits of address and data complying
to the word format provided in Table I if two AD5204 four-
channel RDACs are daisy chained. During shutdown
(SHDN)
the SDO output pin is forced to the off (logic high state) to
disable power dissipation in the pull-up resistor. See Figure 19
for equivalent SDO output circuit schematic.
Table IV. Input Logic Control Truth Table
CLK
CS PR
SHDN
Register Activity
L
P
L
L
H
H
H
H
No SR effect, enables SDO pin.
Shift one bit in from the SDI pin.
The eleventh previously entered bit
is shifted out of the SDO pin.
Load SR data into RDAC latch based
on A2, A1, A0 decode (Table V).
No Operation.
Sets all RDAC latches to midscale,
wiper centered and SDO latch
cleared.
Latches all RDAC latches to 80
H
.
Open circuits all Resistor A termi-
nals, connects W to B, turns off
SDO output transistor.
X
P
H
H
X
X
H
X
H
L
H
H
X
X
H
H
P
H
H
L
NOTE: P = positive edge, X = don’t care, SR = shift register.
Table V. Address Decode Table
A2
A1
A0
Latch Decoded
0
0
0
0
1
1
0
0
1
1
0
0
0
1
0
1
0
1
RDAC#1
RDAC#2
RDAC#3
RDAC#4
RDAC#5 AD5206 Only
RDAC#6 AD5206 Only
The data setup and data hold times in the specification table
determine the data valid time requirements. The last 11 bits of
the data word entered into the serial register are held when
CS
returns high. At the same time
CS
goes high it gates the address
decoder enabling one of four or six positive edge triggered RDAC
latches, see Figure 18 detail.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5206BN100 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| AD5206BN50 | 32-Tap. Nonvolatile. Linear-Taper Digital Potentiometers in SOT23 |
| AD5210 | 12-Bit Successive Approximation High Acquisition A/D Converter |
| AD5200 | 12-Bit Successive Approximation High Acquisition A/D Converter |
| AD5200BRM10-REEL7 | Audio digital potentiometers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5206BN100 | 功能描述:IC DGTL POT 6CH 256POS 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲(chǔ)器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
| AD5206BN50 | 功能描述:IC DGTL POT 256POS 50K 6CH 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,300 系列:WiperLock™ 接片:257 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 150 ppm/°C 存儲(chǔ)器類型:易失 接口:3 線 SPI（芯片選擇） 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-VDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN-EP（3x3） 包裝:帶卷 (TR) |
| AD5206BR10 | 功能描述:IC DGTL POT 6CH 256POS 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:XDCP™ 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 ±300 ppm/°C 存儲(chǔ)器類型:非易失 接口:I²C（設(shè)備位址） 電源電壓:2.7 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) |
| AD5206BR100 | 制造商:Analog Devices 功能描述:Digital Potentiometer 256POS 100KOhm Hex 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:6 CHANNEL 8-BIT DIGITAL POTENTIOMETER - Bulk |
| AD5206BR100-REEL | 功能描述:IC DGTL POT 6CH 256POS 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲(chǔ)器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。