- 您現在的位置：買賣IC網 > PDF目錄373869 > AD5161BRM100-RL7 (ANALOG DEVICES INC) 256-Position SPI/I2C Selectable Digital Potentiometer PDF資料下載
參數資料
| 型號： | AD5161BRM100-RL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數字電位計 |
| 英文描述： | 256-Position SPI/I2C Selectable Digital Potentiometer |
| 中文描述： | 100K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO10 |
| 封裝： | 3 X 4.90 MM, M0-187BA, MSOP-10 |
| 文件頁數： | 17/20頁 |
| 文件大?。?/td> | 1002K |
| 代理商： | AD5161BRM100-RL7 |
AD5161
LEVEL SHIFTING FOR BIDIRECTIONAL INTERFACE
While most legacy systems may be operated at one voltage, a
new component may be optimized at another. When two
systems operate the same signal at two different voltages, proper
level shifting is needed. For instance, one can use a 3.3 V
E
2
PROM to interface with a 5 V digital potentiometer. A level
shifting scheme is needed to enable a bidirectional
communication so that the setting of the digital potentiometer
can be stored to and retrieved from the E
2
PROM. Figure 44
shows one of the implementations. M1 and M2 can be any
N-channel signal FETs, or if V
DD
falls below 2.5 V, low threshold
FETs such as the FDV301N.
Rev. 0 | Page 17 of 20
E
2
PROM
AD5161
SDA1
SCL1
D
G
R
P
R
P
3.3V
5V
S
M1
SCL2
SDA2
R
P
R
P
G
S
M2
V
DD1
= 3.3V
V
DD2=
5V
D
Figure 44. Level Shifting for Operation at Different Potentials
ESD PROTECTION
All digital inputs are protected with a series input resistor and
parallel Zener ESD structures shown in Figure 45 and Figure 46.
This applies to the digital input pins SDI/SDA, CLK/SCL, and
CS/AD0.
LOGIC
340
Vss
Figure 45. ESD Protection of Digital Pins
A,B,W
V
SS
Figure 46. ESD Protection of Resistor Terminals
TERMINAL VOLTAGE OPERATING RANGE
The AD5161 V
DD
and GND power supply defines the boundary
conditions for proper 3-terminal digital potentiometer
operation. Supply signals present on terminals A, B, and W that
exceed V
DD
or GND will be clamped by the internal forward
biased diodes (see Figure 47).
A
V
DD
B
W
V
SS
Figure 47. Maximum Terminal Voltages Set by V
DD
and V
SS
POWER-UP SEQUENCE
Since the ESD protection diodes limit the voltage compliance at
terminals A, B, and W (see Figure 47), it is important to power
V
DD
/GND before applying any voltage to terminals A, B, and W;
otherwise, the diode will be forward biased such that V
DD
will be
powered unintentionally and may affect the rest of the user’s
circuit. The ideal power-up sequence is in the following order:
GND, V
DD
, digital inputs, and then V
A/B/W
. The relative order of
powering V
A
, V
B
, V
W
, and the digital inputs is not important as
long as they are powered after V
DD
/GND.
LAYOUT AND POWER SUPPLY BYPASSING
It is a good practice to employ compact, minimum lead length
layout design. The leads to the inputs should be as direct as
possible with a minimum conductor length. Ground paths
should have low resistance and low inductance.
Similarly, it is also a good practice to bypass the power supplies
with quality capacitors for optimum stability. Supply leads to the
device should be bypassed with disc or chip ceramic capacitors
of 0.01 μF to 0.1 μF. Low ESR 1 μF to 10 μF tantalum or
electrolytic capacitors should also be applied at the supplies to
minimize any transient disturbance and low frequency ripple
(see Figure 48). Note that the digital ground should also be
joined remotely to the analog ground at one point to minimize
the ground bounce.
AD5161
V
DD
C1
C3
GND
10
μ
F
0.1
μ
F
+
V
DD
Figure 48. Power Supply Bypassing
相關PDF資料 |
PDF描述 |
|---|---|
| AD5161BRM5 | 256-Position SPI/I2C Selectable Digital Potentiometer |
| AD5161BRM5-RL7 | 256-Position SPI/I2C Selectable Digital Potentiometer |
| AD5161BRM50 | 256-Position SPI/I2C Selectable Digital Potentiometer |
| AD5161BRM50-RL7 | 256-Position SPI/I2C Selectable Digital Potentiometer |
| AD5162 | Dual 256-Position SPI Digital Potentiometer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD5161BRM10-RL7 | 功能描述:IC DGTL POT SPI 256POS 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數:1 溫度系數:標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5161BRM5 | 功能描述:IC POT DGTL 5K 256POS 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數:1 溫度系數:標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5161BRM50 | 功能描述:IC POT DGTL 50K 256POS 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數:1 溫度系數:標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5161BRM50-RL7 | 功能描述:IC DGTL POT SPI 256POS 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數:1 溫度系數:標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5161BRM5-RL7 | 功能描述:IC DGTL POT SPI 256POS 10-MSOP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 數字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數:1 溫度系數:標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。