- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8588 > AD5064BRUZ-REEL7 (Analog Devices Inc)IC DAC 16BIT 4CH BUF OUT 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5064BRUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT 4CH BUF OUT 16TSSOP |
| 產品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 1,000 |
| 系列： | nanoDAC™ |
| 設置時間： | 8µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉換器數(shù)目： | 4 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 30mW |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電壓，雙極 |
| 采樣率（每秒）： | 125k |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Data Sheet
AD5024/AD5044/AD5064
Rev. F | Page 21 of 28
MODES OF OPERATION
There are three main modes of operation: standalone mode
where a single device is used, daisy-chain mode for a system
that contains several DACs, and power-down mode when the
supply current falls to 0.4 A at 5 V.
Standalone Mode
The write sequence begins by bringing the SYNC line low. Data
from the DIN line is clocked into the 32-bit shift register on the
falling edge of SCLK. The serial clock frequency can be as high
as 50 MHz, making the AD5024/AD5044/AD5064/AD5064-1
compatible with high speed DSPs. On the 32nd falling clock edge,
the last data bit is clocked in and the programmed function is
executed, that is, an LDAC-dependent change in DAC register
contents and/or a change in the mode of operation. At this
stage, the SYNC line can be kept low or be brought high. In
either case, it must be brought high for a minimum of 3 s
sequence so that a falling edge of SYNC can initiate the next
write sequence. SYNC should be idled at rails between write
sequences for even lower power operation of the part.
SYNC Interrupt
In a normal write sequence, the SYNC line is kept low for at
least 32 falling edges of SCLK, and the DAC is updated on the
32nd falling edge. However, if SYNC is brought high before the
32nd falling edge, this acts as an interrupt to the write sequence.
The write sequence is seen as invalid. Neither an update of the
DAC register contents nor a change in the operating mode
occurs (see Figure 50).
Daisy-Chaining
For systems that contain several DACs the SDO pin can be
used to daisy-chain several devices together and provide serial
readback.
The daisy-chain mode is enabled through a software executable
daisy-chain enable (DCEN) command. Command 1000 is
reserved for this DCEN function (see Table 8). The daisy-chain
mode is enabled by setting Bit DB1 in the DCEN register. The
default setting is standalone mode, where DB1 = 0.
Table 10 shows how the state of the bit corresponds to the mode
of operation of the device.
Table 10. DCEN (Daisy-Chain Enable) Register
DB1
DB0
Description
0
X
Standalone mode (default)
1
X
DCEN mode
The SCLK is continuously applied to the shift register when
SYNC is low. If more than 32 clock pulses are applied, the data
ripples out of the shift register and appears on the SDO line.
This data is clocked out on the rising edge of SCLK and is valid
on the falling edge. By connecting this line to the DIN input on
the next DAC in the chain, a daisy-chain interface is constructed.
Each DAC in the system requires 32 clock pulses; therefore, the
total number of clock cycles must equal 32N, where N is the
total number of devices that are updated. If SYNC is taken high
at a clock that is not a multiple of 32, it is considered an invalid
frame and the data is discarded.
When the serial transfer to all devices is complete, SYNC is
taken high. This prevents any further data from being clocked
into the shift register.
In daisy-chain mode, the LDAC pin cannot be tied permanently
low. The LDAC pin must be used in asynchronous LDAC update
mode, as shown in Figure 5. The LDAC pin must be brought
high after pulsing. This allows all DAC outputs to simulta-
neously update.
The serial clock can be continuous or a gated clock. A continuous
SCLK source can be used only if SYNC can be held low for the
correct number of clock cycles. In gated clock mode, a burst
clock containing the exact number of clock cycles must be used,
and SYNC must be taken high after the final clock to latch the data.
Table 11. 32-Bit Shift Register Contents for Daisy-Chain Enable
MSB
LSB
DB31 to DB28
DB27
DB26
DB25
DB24
DB23
DB22
DB21
DB20
DB19 to DB2
DB1
DB0
X
1
0
X
1/0
X
Don’t cares
Command bits (C3 to C0)
Address bits (A3 to A0)
Don’t cares
DCEN register
相關PDF資料 |
PDF描述 |
|---|---|
| VI-B3P-MU | CONVERTER MOD DC/DC 13.8V 200W |
| VE-21T-IV-F3 | CONVERTER MOD DC/DC 6.5V 150W |
| VI-B3M-MU | CONVERTER MOD DC/DC 10V 200W |
| LTC1592BIG#TRPBF | IC D/A CONV 16BIT SOFTSPAN16SSOP |
| VE-21R-IV-F1 | CONVERTER MOD DC/DC 7.5V 150W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5065 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate, 12-/14-/16-Bit, Dual, VOUT nanoDAC SPI Interface, 4.5 V to 5.5 V in a TSSOP |
| AD50651 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate, 16-Bit, Unbuffered VOUT, Quad SPI Interface, 2.7 V to 5.5 V nanoDAC in a TSSOP |
| AD50657-1 | 制造商:Analog Devices 功能描述: |
| AD5065ARUZ | 功能描述:IC DAC 16BIT SPI 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:nanoDAC™ 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5065ARUZ-REEL7 | 功能描述:IC DAC 16BIT SPI 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:nanoDAC™ 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復。