- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8981 > AD5063BRMZ-1 (Analog Devices Inc)IC DAC 16BIT 2.7-5.5V 10MSOP PDF資料下載
參數(shù)資料
| 型號： | AD5063BRMZ-1 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT 2.7-5.5V 10MSOP |
| 標準包裝： | 50 |
| 系列： | nanoDAC™ |
| 設置時間： | 1µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應商設備封裝： | 10-MSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 1 電壓，單極；1 電壓，雙極 |
| 采樣率（每秒）： | 333k |
| 產(chǎn)品目錄頁面： | 781 (CN2011-ZH PDF) |
AD5063
Rev. C | Page 15 of
20
AD5063 to 68HC11/68L11 Interface
Figure 32 shows a serial interface between the AD5063 and the
68HC11/68L11 microcontroller. SCK of the 68HC11/68L11
drives the SCLK pin of the AD5063, and the MOSI output
drives the serial data line of the DAC. The SYNC signal is
derived from a port line (PC7). The setup conditions for correct
operation of this interface require that the 68HC11/68L11 be
configured so that its CPOL bit is 0 and its CPHA bit is 1. When
data is being transmitted to the DAC, the SYNC line is taken
low (PC7). When the 68HC11/68L11 are configured with their
CPOL bit set to 0 and their CPHA bit set to 1, data appearing
on the MOSI output is valid on the falling edge of SCK. Serial
data from the 68HC11/68L11 is transmitted in 8-bit bytes with
only eight falling clock edges occurring in the transmit cycle.
Data is transmitted MSB first. To load data to the AD5063, PC7
is left low after the first eight bits are transferred, and then a
second serial write operation is performed to the DAC, with
PC7 taken high at the end of this procedure.
AD50631
1ADDITIONAL PINS OMITTED FOR CLARITY
PC7
SCK
MOSI
SYNC
SCLK
DIN
04
76
6-
03
2
68HC11/
68L111
Figure 32. AD5063 to 68HC11/68L11 Interface
AD5063 to Blackfin ADSP-BF53x Interface
Figure 33 shows a serial interface between the AD5063 and
the Blackfin ADSP-BF53x microprocessor. The ADSP-BF53x
processor family incorporates two dual-channel synchronous
serial ports, SPORT1 and SPORT0, for serial and multiprocessor
communications. Using SPORT0 to connect to the AD5063, the
setup for the interface is as follows: DT0PRI drives the DIN pin
of the AD5063, TSCLK0 drives the SCLK of the part, and TFS0
drives SYNC.
ADSP-BF53x1
AD50631
1ADDITIONAL PINS OMITTED FOR CLARITY
DT0PRI
TSCLK0
TFS0
DIN
SCLK
SYNC
04
76
6-
03
3
Figure 33. AD5063 to Blackfin ADSP-BF53x Interface
AD5063 to 80C51/80L51 Interface
Figure 34 shows a serial interface between the AD5063 and the
80C51/80L51 microcontroller. The setup for the interface is as
follows: TxD of the 80C51/80L51 drives SCLK of the AD5063,
and RxD drives the serial data line of the part. The SYNC signal
is again derived from a bit-programmable pin on the port. In
this case, Port Line P3.3 is used. When data is to be transmitted
to the AD5063, P3.3 is taken low. The 80C51/80L51 transmits
data only in 8-bit bytes; therefore, only eight falling clock edges
occur in the transmit cycle. To load data to the DAC, P3.3 is left
low after the first eight bits are transmitted, and a second write
cycle is initiated to transmit the second byte of data. P3.3 is taken
high following the completion of this cycle. The 80C51/80L51
output the serial data in a format that has the LSB first. The
AD5063 requires its data with the MSB as the first bit received.
The 80C51/80L51 transmit routine should take this into
account.
80C51/80L511
AD50631
1ADDITIONAL PINS OMITTED FOR CLARITY
P3.3
TxD
RxD
SYNC
SCLK
DIN
04
76
6-
03
4
Figure 34. AD5063 to 80C51/80L51 Interface
AD5063 to MICROWIRE Interface
Figure 35 shows an interface between the AD5063 and any
MICROWIRE-compatible device. Serial data is shifted out on
the falling edge of the serial clock and clocked into the AD5063
on the rising edge of the SK.
MICROWIRE1
AD50631
1ADDITIONAL PINS OMITTED FOR CLARITY
CS
SK
SO
SYNC
SCLK
DIN
04
76
6-
03
5
Figure 35. AD5063 to MICROWIRE Interface
相關PDF資料 |
PDF描述 |
|---|---|
| VE-J0P-MZ-F4 | CONVERTER MOD DC/DC 13.8V 25W |
| VI-B0T-MY-F2 | CONVERTER MOD DC/DC 6.5V 50W |
| AD5722RBREZ | IC DAC DUAL 12BIT 1LSB 24TSSOP |
| AD8300ARZ | IC DAC 12BIT 3V SRL-IN 8-SOIC |
| AD5556CRUZ | IC DAC 14BIT PARALL IN 28-TSSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5063BRMZ-11 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate 16-Bit VOUT nanoDAC SPI Interface 2.7 V to 5.5 V in an MSOP |
| AD5063BRMZ-1-REEL7 | 功能描述:IC DAC 16BIT 2.7-5.5V 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:nanoDAC™ 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5063BRMZ-1-REEL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate 16-Bit VOUT nanoDAC SPI Interface 2.7 V to 5.5 V in an MSOP |
| AD5063BRMZ-REEL7 | 功能描述:IC DAC 16BIT 2.7-5.5V 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:nanoDAC™ 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5063BRMZ-REEL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate 16-Bit VOUT nanoDAC SPI Interface 2.7 V to 5.5 V in an MSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復。