AD5062
Rev. A | Page 3 of 20
SPECIFICATIONS
VDD = 5.5 V, VREF = 4.096 V, RL = Unloaded, CL = 22 pF to GND; TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
STATIC PERFORMANCE
Resolution
16
Bits
±0.5
±1
LSB
40°C to +85°C, B grade
±0.5
±2
40°C to +85°C, A grade
Total Unadjusted Error (TUE)
±500
±800
μV
40°C to +85°C, B grade
±500
±800
40°C to +85°C, A grade
Differential Nonlinearity (DNL)
±0.5
±1
LSB
Guaranteed monotonic
40°C to +85°C, B grade
±0.5
±1
Guaranteed monotonic
40°C to +85°C, A grade
Gain Error
±0.01
±0.02
% of FSR
TA = 40°C to +85°C B grade
±0.01
±0.02
TA = 40°C to +85°C A grade
Gain Error Temperature Coefficient
1
ppm of FSR/°C
Offset Error
±0.025
±0. 05
mV
TA = 40°C to + 85°C, B grade
±0.025
±0. 05
TA = 40°C to + 85°C, A grade
Offset Error Temperature Coefficient
0.5
μV/°C
Full-Scale Error
±500
±800
μV
All 1s loaded to DAC register, B grade
TA = 40°C to +85°C
±500
±800
All 1s loaded to DAC register, A grade
TA = 40°C to +85°C
Output Voltage Range
0
VREF
V
Unipolar operation
Output Voltage Settling Time
4
μs
scale to scale code transition to
±1LSB.
Output Noise Spectral Density
24
nV/
√Hz
DAC code = midscale, 1 kHz
Output Voltage Noise
6
μV p-p
DAC code = midscale, 0.1 to 10 Hz
bandwidth
Digital-to-Analog Glitch Impulse
2
nV-s
1 LSB change around major carry
Digital Feedthrough
0.1
nV-s
DC Output Impedance (Normal)
8
kΩ
Output impedance tolerance ±20%
DC Output Impedance (Power-Down)
(Output Connected to 1 kΩ Network)
1
kΩ
Output impedance tolerance ±20%
(Output Connected to 100 kΩ Network)
100
kΩ
Output impedance tolerance ±20%
REFERENCE INPUT/ OUTPUT
2
VDD 50
mV
Input Current (Power-Down)
±0.1
μA
Zero-scale loaded
Input Current (Normal)
±0. 5
μA
DC Input Impedance
1
M
Ω
Bipolar/unipolar operation
LOGIC INPUTS
±1
±2
μA
VIL, Input Low Voltage
0.8
V
VDD = 4.5 V to 5.5 V
0.8
VDD = 2.7 V to 3.6 V
VIH, Input High Voltage
2.0
V
VDD = 2.7 V to 5.5 V
1.8
VDD = 2.7 V to 3.6 V
Pin Capacitance
4
pF